# E·XFL

# Intel - EP20K100FC324-1X Datasheet



Welcome to <u>E-XFL.COM</u>

## Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

## **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

D	e	t	a	i	I	s

Details	
Product Status	Obsolete
Number of LABs/CLBs	416
Number of Logic Elements/Cells	4160
Total RAM Bits	53248
Number of I/O	252
Number of Gates	263000
Voltage - Supply	2.375V ~ 2.625V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	324-BGA
Supplier Device Package	324-FBGA (19x19)
Purchase URL	https://www.e-xfl.com/product-detail/intel/ep20k100fc324-1x

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

- Flexible clock management circuitry with up to four phase-locked loops (PLLs)
  - Built-in low-skew clock tree
  - Up to eight global clock signals
  - ClockLock<sup>®</sup> feature reducing clock delay and skew
  - ClockBoost<sup>®</sup> feature providing clock multiplication and division
  - ClockShift<sup>TM</sup> programmable clock phase and delay shifting
- Powerful I/O features
  - Compliant with peripheral component interconnect Special Interest Group (PCI SIG) PCI Local Bus Specification, Revision 2.2 for 3.3-V operation at 33 or 66 MHz and 32 or 64 bits
  - Support for high-speed external memories, including DDR SDRAM and ZBT SRAM (ZBT is a trademark of Integrated Device Technology, Inc.)
  - Bidirectional I/O performance  $(t_{CO} + t_{SU})$  up to 250 MHz
  - LVDS performance up to 840 Mbits per channel
  - Direct connection from I/O pins to local interconnect providing fast t<sub>CO</sub> and t<sub>SU</sub> times for complex logic
  - MultiVolt I/O interface support to interface with 1.8-V, 2.5-V, 3.3-V, and 5.0-V devices (see Table 3)
  - Programmable clamp to V<sub>CCIO</sub>
  - Individual tri-state output enable control for each pin
  - Programmable output slew-rate control to reduce switching noise
  - Support for advanced I/O standards, including low-voltage differential signaling (LVDS), LVPECL, PCI-X, AGP, CTT, stubseries terminated logic (SSTL-3 and SSTL-2), Gunning transceiver logic plus (GTL+), and high-speed terminated logic (HSTL Class I)
  - Pull-up on I/O pins before and during configuration
- Advanced interconnect structure
  - Four-level hierarchical FastTrack<sup>®</sup> Interconnect structure providing fast, predictable interconnect delays
  - Dedicated carry chain that implements arithmetic functions such as fast adders, counters, and comparators (automatically used by software tools and megafunctions)
  - Dedicated cascade chain that implements high-speed, high-fan-in logic functions (automatically used by software tools and megafunctions)
  - Interleaved local interconnect allows one LE to drive 29 other LEs through the fast local interconnect
- Advanced packaging options
  - Available in a variety of packages with 144 to 1,020 pins (see Tables 4 through 7)
  - FineLine BGA<sup>®</sup> packages maximize board space efficiency
- Advanced software support
  - Software design support and automatic place-and-route provided by the Altera<sup>®</sup> Quartus<sup>®</sup> II development system for

Windows-based PCs, Sun SPARCstations, and HP 9000 Series 700/800 workstations

- Altera MegaCore<sup>®</sup> functions and Altera Megafunction Partners Program (AMPP<sup>SM</sup>) megafunctions
- NativeLink<sup>™</sup> integration with popular synthesis, simulation, and timing analysis tools
- Quartus II SignalTap<sup>®</sup> embedded logic analyzer simplifies in-system design evaluation by giving access to internal nodes during device operation
- Supports popular revision-control software packages including PVCS, Revision Control System (RCS), and Source Code Control System (SCCS)

 Table 4. APEX 20K QFP, BGA & PGA Package Options & I/O Count
 Notes (1), (2)

Device	144-Pin TQFP	208-Pin PQFP RQFP	240-Pin PQFP RQFP	356-Pin BGA	652-Pin BGA	655-Pin PGA
EP20K30E	92	125				
EP20K60E	92	148	151	196		
EP20K100	101	159	189	252		
EP20K100E	92	151	183	246		
EP20K160E	88	143	175	271		
EP20K200		144	174	277		
EP20K200E		136	168	271	376	
EP20K300E			152		408	
EP20K400					502	502
EP20K400E					488	
EP20K600E					488	
EP20K1000E					488	
EP20K1500E					488	

All APEX 20K devices are reconfigurable and are 100% tested prior to shipment. As a result, test vectors do not have to be generated for fault coverage purposes. Instead, the designer can focus on simulation and design verification. In addition, the designer does not need to manage inventories of different application-specific integrated circuit (ASIC) designs; APEX 20K devices can be configured on the board for the specific functionality required.

APEX 20K devices are configured at system power-up with data stored in an Altera serial configuration device or provided by a system controller. Altera offers in-system programmability (ISP)-capable EPC1, EPC2, and EPC16 configuration devices, which configure APEX 20K devices via a serial data stream. Moreover, APEX 20K devices contain an optimized interface that permits microprocessors to configure APEX 20K devices serially or in parallel, and synchronously or asynchronously. The interface also enables microprocessors to treat APEX 20K devices as memory and configure the device by writing to a virtual memory location, making reconfiguration easy.

After an APEX 20K device has been configured, it can be reconfigured in-circuit by resetting the device and loading new data. Real-time changes can be made during system operation, enabling innovative reconfigurable computing applications.

APEX 20K devices are supported by the Altera Quartus II development system, a single, integrated package that offers HDL and schematic design entry, compilation and logic synthesis, full simulation and worst-case timing analysis, SignalTap logic analysis, and device configuration. The Quartus II software runs on Windows-based PCs, Sun SPARCstations, and HP 9000 Series 700/800 workstations.

The Quartus II software provides NativeLink interfaces to other industrystandard PC- and UNIX workstation-based EDA tools. For example, designers can invoke the Quartus II software from within third-party design tools. Further, the Quartus II software contains built-in optimized synthesis libraries; synthesis tools can use these libraries to optimize designs for APEX 20K devices. For example, the Synopsys Design Compiler library, supplied with the Quartus II development system, includes DesignWare functions optimized for the APEX 20K architecture. APEX 20K devices provide two dedicated clock pins and four dedicated input pins that drive register control inputs. These signals ensure efficient distribution of high-speed, low-skew control signals. These signals use dedicated routing channels to provide short delays and low skews. Four of the dedicated inputs drive four global signals. These four global signals can also be driven by internal logic, providing an ideal solution for a clock divider or internally generated asynchronous clear signals with high fan-out. The dedicated clock pins featured on the APEX 20K devices can also feed logic. The devices also feature ClockLock and ClockBoost clock management circuitry. APEX 20KE devices provide two additional dedicated clock pins, for a total of four dedicated clock pins.

## **MegaLAB Structure**

APEX 20K devices are constructed from a series of MegaLAB<sup>TM</sup> structures. Each MegaLAB structure contains a group of logic array blocks (LABs), one ESB, and a MegaLAB interconnect, which routes signals within the MegaLAB structure. The EP20K30E device has 10 LABs, EP20K60E through EP20K600E devices have 16 LABs, and the EP20K1000E and EP20K1500E devices have 24 LABs. Signals are routed between MegaLAB structures and I/O pins via the FastTrack Interconnect. In addition, edge LABs can be driven by I/O pins through the local interconnect. Figure 2 shows the MegaLAB structure.





Each LAB contains dedicated logic for driving control signals to its LEs and ESBs. The control signals include clock, clock enable, asynchronous clear, asynchronous preset, asynchronous load, synchronous clear, and synchronous load signals. A maximum of six control signals can be used at a time. Although synchronous load and clear signals are generally used when implementing counters, they can also be used with other functions.

Each LAB can use two clocks and two clock enable signals. Each LAB's clock and clock enable signals are linked (e.g., any LE in a particular LAB using CLK1 will also use CLKENA1). LEs with the same clock but different clock enable signals either use both clock signals in one LAB or are placed into separate LABs.

If both the rising and falling edges of a clock are used in a LAB, both LABwide clock signals are used.

The LAB-wide control signals can be generated from the LAB local interconnect, global signals, and dedicated clock pins. The inherent low skew of the FastTrack Interconnect enables it to be used for clock distribution. Figure 4 shows the LAB control signal generation circuit.



### Figure 4. LAB Control Signal Generation

### Notes to Figure 4:

- APEX 20KE devices have four dedicated clocks. (1)
- The LABCLR1 and LABCLR2 signals also control asynchronous load and asynchronous preset for LEs within the (2) LAB.
- (3)The SYNCCLR signal can be generated by the local interconnect or global signals.



Figure 12. APEX 20KE FastRow Interconnect

Table 9 summarizes how various elements of the APEX 20K architecture drive each other.

ESBs can implement synchronous RAM, which is easier to use than asynchronous RAM. A circuit using asynchronous RAM must generate the RAM write enable (WE) signal, while ensuring that its data and address signals meet setup and hold time specifications relative to the WE signal. In contrast, the ESB's synchronous RAM generates its own WE signal and is self-timed with respect to the global clock. Circuits using the ESB's selftimed RAM must only meet the setup and hold time specifications of the global clock.

ESB inputs are driven by the adjacent local interconnect, which in turn can be driven by the MegaLAB or FastTrack Interconnect. Because the ESB can be driven by the local interconnect, an adjacent LE can drive it directly for fast memory access. ESB outputs drive the MegaLAB and FastTrack Interconnect. In addition, ten ESB outputs, nine of which are unique output lines, drive the local interconnect for fast connection to adjacent LEs or for fast feedback product-term logic.

When implementing memory, each ESB can be configured in any of the following sizes:  $128 \times 16$ ,  $256 \times 8$ ,  $512 \times 4$ ,  $1,024 \times 2$ , or  $2,048 \times 1$ . By combining multiple ESBs, the Quartus II software implements larger memory blocks automatically. For example, two  $128 \times 16$  RAM blocks can be combined to form a  $128 \times 32$  RAM block, and two  $512 \times 4$  RAM blocks can be combined to form a  $512 \times 8$  RAM block. Memory performance does not degrade for memory blocks up to 2,048 words deep. Each ESB can implement a 2,048-word-deep memory; the ESBs are used in parallel, eliminating the need for any external control logic and its associated delays.

To create a high-speed memory block that is more than 2,048 words deep, ESBs drive tri-state lines. Each tri-state line connects all ESBs in a column of MegaLAB structures, and drives the MegaLAB interconnect and row and column FastTrack Interconnect throughout the column. Each ESB incorporates a programmable decoder to activate the tri-state driver appropriately. For instance, to implement 8,192-word-deep memory, four ESBs are used. Eleven address lines drive the ESB memory, and two more drive the tri-state decoder. Depending on which 2,048-word memory page is selected, the appropriate ESB driver is turned on, driving the output to the tri-state line. The Quartus II software automatically combines ESBs with tri-state lines to form deeper memory blocks. The internal tri-state control logic is designed to avoid internal contention and floating lines. See Figure 18.

## Implementing Logic in ROM

In addition to implementing logic with product terms, the ESB can implement logic functions when it is programmed with a read-only pattern during configuration, creating a large LUT. With LUTs, combinatorial functions are implemented by looking up the results, rather than by computing them. This implementation of combinatorial functions can be faster than using algorithms implemented in general logic, a performance advantage that is further enhanced by the fast access times of ESBs. The large capacity of ESBs enables designers to implement complex functions in one logic level without the routing delays associated with linked LEs or distributed RAM blocks. Parameterized functions such as LPM functions can take advantage of the ESB automatically. Further, the Quartus II software can implement portions of a design with ESBs where appropriate.

# **Programmable Speed/Power Control**

APEX 20K ESBs offer a high-speed mode that supports very fast operation on an ESB-by-ESB basis. When high speed is not required, this feature can be turned off to reduce the ESB's power dissipation by up to 50%. ESBs that run at low power incur a nominal timing delay adder. This Turbo Bit<sup>™</sup> option is available for ESBs that implement product-term logic or memory functions. An ESB that is not used will be powered down so that it does not consume DC current.

Designers can program each ESB in the APEX 20K device for either high-speed or low-power operation. As a result, speed-critical paths in the design can run at high speed, while the remaining paths operate at reduced power.

# I/O Structure

The APEX 20K IOE contains a bidirectional I/O buffer and a register that can be used either as an input register for external data requiring fast setup times, or as an output register for data requiring fast clock-to-output performance. IOEs can be used as input, output, or bidirectional pins. For fast bidirectional I/O timing, LE registers using local routing can improve setup times and OE timing. The Quartus II software Compiler uses the programmable inversion option to invert signals from the row and column interconnect automatically where appropriate. Because the APEX 20K IOE offers one output enable per pin, the Quartus II software Compiler can emulate open-drain operation efficiently.

The APEX 20K IOE includes programmable delays that can be activated to ensure zero hold times, minimum clock-to-output times, input IOE register-to-core register transfers, or core-to-output IOE register transfers. A path in which a pin directly drives a register may require the delay to ensure zero hold time, whereas a path in which a pin drives a register through combinatorial logic may not require the delay.



#### Figure 29. APEX 20KE I/O Banks

#### Notes to Figure 29:

- For more information on placing I/O pins in LVDS blocks, refer to the Guidelines for Using LVDS Blocks section in Application Note 120 (Using LVDS in APEX 20KE Devices).
- (2) If the LVDS input and output blocks are not used for LVDS, they can support all of the I/O standards and can be used as input, output, or bidirectional pins with V<sub>CCIO</sub> set to 3.3 V, 2.5 V, or 1.8 V.

## Power Sequencing & Hot Socketing

Because APEX 20K and APEX 20KE devices can be used in a mixedvoltage environment, they have been designed specifically to tolerate any possible power-up sequence. Therefore, the  $V_{CCIO}$  and  $V_{CCINT}$  power supplies may be powered in any order.

For more information, please refer to the "Power Sequencing Considerations" section in the *Configuring APEX 20KE & APEX 20KC Devices* chapter of the *Configuration Devices Handbook*.

Signals can be driven into APEX 20K devices before and during power-up without damaging the device. In addition, APEX 20K devices do not drive out during power-up. Once operating conditions are reached and the device is configured, APEX 20K and APEX 20KE devices operate as specified by the user.



Figure 30. Specifications for the Incoming & Generated Clocks Note (1)

#### Note to Figure 30:

(1) The tI parameter refers to the nominal input clock period; the tO parameter refers to the nominal output clock period.

Table 15 summarizes the APEX 20K ClockLock and ClockBoost parameters for -1 speed-grade devices.

Table 15. A	PEX 20K ClockLock & ClockBoost Parameters for -1 3	Speed-Grade	Devices (Part 1 d	of 2)
Symbol	Parameter	Min	Max	Unit
f <sub>OUT</sub>	Output frequency	25	180	MHz
f <sub>CLK1</sub> <i>(1)</i>	Input clock frequency (ClockBoost clock multiplication factor equals 1)	25	180 (1)	MHz
f <sub>CLK2</sub>	Input clock frequency (ClockBoost clock multiplication factor equals 2)	16	90	MHz
f <sub>CLK4</sub>	Input clock frequency (ClockBoost clock multiplication factor equals 4)	10	48	MHz
t <sub>outduty</sub>	Duty cycle for ClockLock/ClockBoost-generated clock	40	60	%
f <sub>CLKDEV</sub>	Input deviation from user specification in the Quartus II software (ClockBoost clock multiplication factor equals 1) (2)		25,000 (3)	PPM
t <sub>R</sub>	Input rise time		5	ns
t <sub>F</sub>	Input fall time		5	ns
t <sub>LOCK</sub>	Time required for ClockLock/ClockBoost to acquire lock (4)		10	μs

٦

Table 2	9. APEX 20KE Device DC Opera	nting Conditions No	otes (7), (8), (9)			
Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V <sub>IH</sub>	High-level LVTTL, CMOS, or 3.3-V PCI input voltage		1.7, 0.5 × V <sub>CCIO</sub> (10)		4.1	V
V <sub>IL</sub>	Low-level LVTTL, CMOS, or 3.3-V PCI input voltage		-0.5		0.8, 0.3 × V <sub>CCIO</sub> (10)	V
V <sub>OH</sub>	3.3-V high-level LVTTL output voltage	I <sub>OH</sub> = -12 mA DC, V <sub>CCIO</sub> = 3.00 V (11)	2.4			V
	3.3-V high-level LVCMOS output voltage	I <sub>OH</sub> = -0.1 mA DC, V <sub>CCIO</sub> = 3.00 V (11)	V <sub>CCIO</sub> – 0.2			V
	3.3-V high-level PCI output voltage	I <sub>OH</sub> = -0.5 mA DC, V <sub>CCIO</sub> = 3.00 to 3.60 V (11)	$0.9  imes V_{CCIO}$			V
	2.5-V high-level output voltage	I <sub>OH</sub> = -0.1 mA DC, V <sub>CCIO</sub> = 2.30 V (11)	2.1			V
		I <sub>OH</sub> = -1 mA DC, V <sub>CCIO</sub> = 2.30 V (11)	2.0			V
		I <sub>OH</sub> = -2 mA DC, V <sub>CCIO</sub> = 2.30 V (11)	1.7			V
V <sub>OL</sub>	3.3-V low-level LVTTL output voltage	I <sub>OL</sub> = 12 mA DC, V <sub>CCIO</sub> = 3.00 V <i>(12)</i>			0.4	V
	3.3-V low-level LVCMOS output voltage	I <sub>OL</sub> = 0.1 mA DC, V <sub>CCIO</sub> = 3.00 V <i>(12)</i>			0.2	V
	3.3-V low-level PCI output voltage	$I_{OL}$ = 1.5 mA DC, V <sub>CCIO</sub> = 3.00 to 3.60 V (12)			0.1 × V <sub>CCIO</sub>	V
	2.5-V low-level output voltage	I <sub>OL</sub> = 0.1 mA DC, V <sub>CCIO</sub> = 2.30 V ( <i>12</i> )			0.2	V
		I <sub>OL</sub> = 1 mA DC, V <sub>CCIO</sub> = 2.30 V <i>(12)</i>			0.4	V
		I <sub>OL</sub> = 2 mA DC, V <sub>CCIO</sub> = 2.30 V <i>(12)</i>			0.7	V
I <sub>I</sub>	Input pin leakage current	V <sub>1</sub> = 4.1 to -0.5 V (13)	-10		10	μΑ
I <sub>OZ</sub>	Tri-stated I/O pin leakage current	V <sub>O</sub> = 4.1 to -0.5 V (13)	-10		10	μA
I <sub>CC0</sub>	V <sub>CC</sub> supply current (standby) (All ESBs in power-down mode)	V <sub>I</sub> = ground, no load, no toggling inputs, -1 speed grade		10		mA
		V <sub>1</sub> = ground, no load, no toggling inputs, -2, -3 speed grades		5		mA
R <sub>CONF</sub>	Value of I/O pin pull-up resistor	V <sub>CCIO</sub> = 3.0 V (14)	20		50	kΩ
	before and during configuration	V <sub>CCIO</sub> = 2.375 V (14)	30		80	kΩ
		V <sub>CCIO</sub> = 1.71 V (14)	60		150	kΩ

Table 43. EP20K100 External Timing Parameters										
Symbol	-1 Spe	-1 Speed Grade		-2 Speed Grade		-3 Speed Grade				
	Min	Мах	Min	Max	Min	Max				
t <sub>INSU</sub> (1)	2.3		2.8		3.2		ns			
t <sub>INH</sub> (1)	0.0		0.0		0.0		ns			
t <sub>OUTCO</sub> (1)	2.0	4.5	2.0	4.9	2.0	6.6	ns			
t <sub>INSU</sub> (2)	1.1		1.2		-		ns			
t <sub>INH</sub> (2)	0.0		0.0		-		ns			
t <sub>OUTCO</sub> (2)	0.5	2.7	0.5	3.1	_	4.8	ns			

Table 44. EP20K100 External Bidirectional Timing Parameters									
Symbol	-1 Spe	ed Grade	-2 Spe	-2 Speed Grade		-3 Speed Grade			
	Min	Мах	Min	Max	Min	Max			
t <sub>INSUBIDIR</sub> (1)	2.3		2.8		3.2		ns		
t <sub>INHBIDIR</sub> (1)	0.0		0.0		0.0		ns		
t <sub>OUTCOBIDIR</sub>	2.0	4.5	2.0	4.9	2.0	6.6	ns		
t <sub>XZBIDIR</sub> (1)		5.0		5.9		6.9	ns		
t <sub>ZXBIDIR</sub> (1)		5.0		5.9		6.9	ns		
t <sub>INSUBIDIR</sub> (2)	1.0		1.2		-		ns		
t <sub>inhbidir</sub> (2)	0.0		0.0		-		ns		
toutcobidir <i>(2)</i>	0.5	2.7	0.5	3.1	-	-	ns		
t <sub>XZBIDIR</sub> (2)		4.3		5.0		-	ns		
t <sub>ZXBIDIR</sub> (2)		4.3		5.0		-	ns		

Table 45. EP20K200 External Timing Parameters									
Symbol -1 Speed Grade		ed Grade	-2 Speed Grade		-3 Spee	-3 Speed Grade			
	Min	Max	Min	Мах	Min	Мах			
t <sub>INSU</sub> (1)	1.9		2.3		2.6		ns		
t <sub>INH</sub> (1)	0.0		0.0		0.0		ns		
t <sub>OUTCO</sub> (1)	2.0	4.6	2.0	5.6	2.0	6.8	ns		
t <sub>INSU</sub> (2)	1.1		1.2		-		ns		
t <sub>INH</sub> (2)	0.0		0.0		-		ns		
t <sub>оитсо</sub> <i>(2)</i>	0.5	2.7	0.5	3.1	-	-	ns		

#### Notes to Tables 43 through 48:

- (1) This parameter is measured without using ClockLock or ClockBoost circuits.
- (2) This parameter is measured using ClockLock or ClockBoost circuits.

Tables 49 through 54 describe  $f_{MAX}$  LE Timing Microparameters,  $f_{MAX}$  ESB Timing Microparameters,  $f_{MAX}$  Routing Delays, Minimum Pulse Width Timing Parameters, External Timing Parameters, and External Bidirectional Timing Parameters for EP20K30E APEX 20KE devices.

Table 49. EP20K30E f <sub>MAX</sub> LE Timing Microparameters										
Symbol	-1		-2		-3		Unit			
	Min	Max	Min	Max	Min	Max				
t <sub>SU</sub>	0.01		0.02		0.02		ns			
t <sub>H</sub>	0.11		0.16		0.23		ns			
t <sub>CO</sub>		0.32		0.45		0.67	ns			
t <sub>LUT</sub>		0.85		1.20		1.77	ns			

Table 62. EP20k	Table 62. EP20K100E f <sub>MAX</sub> ESB Timing Microparameters									
Symbol	-1			-2		3	Unit			
	Min	Max	Min	Max	Min	Max				
t <sub>ESBARC</sub>		1.61		1.84		1.97	ns			
t <sub>ESBSRC</sub>		2.57		2.97		3.20	ns			
t <sub>ESBAWC</sub>		0.52		4.09		4.39	ns			
t <sub>ESBSWC</sub>		3.17		3.78		4.09	ns			
t <sub>ESBWASU</sub>	0.56		6.41		0.63		ns			
t <sub>ESBWAH</sub>	0.48		0.54		0.55		ns			
t <sub>ESBWDSU</sub>	0.71		0.80		0.81		ns			
t <sub>ESBWDH</sub>	.048		0.54		0.55		ns			
t <sub>ESBRASU</sub>	1.57		1.75		1.87		ns			
t <sub>ESBRAH</sub>	0.00		0.00		0.20		ns			
t <sub>ESBWESU</sub>	1.54		1.72		1.80		ns			
t <sub>ESBWEH</sub>	0.00		0.00		0.00		ns			
t <sub>ESBDATASU</sub>	-0.16		-0.20		-0.20		ns			
t <sub>ESBDATAH</sub>	0.13		0.13		0.13		ns			
t <sub>ESBWADDRSU</sub>	0.12		0.08		0.13		ns			
t <sub>ESBRADDRSU</sub>	0.17		0.15		0.19		ns			
t <sub>ESBDATACO1</sub>		1.20		1.39		1.52	ns			
t <sub>ESBDATACO2</sub>		2.54		2.99		3.22	ns			
t <sub>ESBDD</sub>		3.06		3.56		3.85	ns			
t <sub>PD</sub>		1.73		2.02		2.20	ns			
t <sub>PTERMSU</sub>	1.11		1.26		1.38		ns			
t <sub>PTERMCO</sub>		1.19		1.40		1.08	ns			

Table 63. EP20K100E f <sub>MAX</sub> Routing Delays										
Symbol	-1		-2		-3		Unit			
	Min	Max	Min	Max	Min	Max				
t <sub>F1-4</sub>		0.24		0.27		0.29	ns			
t <sub>F5-20</sub>		1.04		1.26		1.52	ns			
t <sub>F20+</sub>		1.12		1.36		1.86	ns			

Table 68. EP20K	Table 68. EP20K160E f <sub>MAX</sub> ESB Timing Microparameters									
Symbol	-	1		-2	-;	3	Unit			
	Min	Max	Min	Max	Min	Max				
t <sub>ESBARC</sub>		1.65		2.02		2.11	ns			
t <sub>ESBSRC</sub>		2.21		2.70		3.11	ns			
t <sub>ESBAWC</sub>		3.04		3.79		4.42	ns			
t <sub>ESBSWC</sub>		2.81		3.56		4.10	ns			
t <sub>ESBWASU</sub>	0.54		0.66		0.73		ns			
t <sub>ESBWAH</sub>	0.36		0.45		0.47		ns			
t <sub>ESBWDSU</sub>	0.68		0.81		0.94		ns			
t <sub>ESBWDH</sub>	0.36		0.45		0.47		ns			
t <sub>ESBRASU</sub>	1.58		1.87		2.06		ns			
t <sub>ESBRAH</sub>	0.00		0.00		0.01		ns			
t <sub>ESBWESU</sub>	1.41		1.71		2.00		ns			
t <sub>ESBWEH</sub>	0.00		0.00		0.00		ns			
t <sub>ESBDATASU</sub>	-0.02		-0.03		0.09		ns			
t <sub>ESBDATAH</sub>	0.13		0.13		0.13		ns			
t <sub>ESBWADDRSU</sub>	0.14		0.17		0.35		ns			
t <sub>ESBRADDRSU</sub>	0.21		0.27		0.43		ns			
t <sub>ESBDATACO1</sub>		1.04		1.30		1.46	ns			
t <sub>ESBDATACO2</sub>		2.15		2.70		3.16	ns			
t <sub>ESBDD</sub>		2.69		3.35		3.97	ns			
t <sub>PD</sub>		1.55		1.93		2.29	ns			
t <sub>PTERMSU</sub>	1.01		1.23		1.52		ns			
t <sub>PTERMCO</sub>		1.06		1.32		1.04	ns			

Table 69. EP20K160E f <sub>MAX</sub> Routing Delays											
Symbol	ymbol -1			-2	-	3	Unit				
	Min	Max	Min	Max	Min	Max					
t <sub>F1-4</sub>		0.25		0.26		0.28	ns				
t <sub>F5-20</sub>		1.00		1.18		1.35	ns				
t <sub>F20+</sub>		1.95		2.19		2.30	ns				

Symbol	-	1	-2		-3	1	Unit
	Min	Max	Min	Max	Min	Max	1
t <sub>CH</sub>	1.34		1.43		1.55		ns
t <sub>CL</sub>	1.34		1.43		1.55		ns
t <sub>CLRP</sub>	0.18		0.19		0.21		ns
t <sub>PREP</sub>	0.18		0.19		0.21		ns
t <sub>ESBCH</sub>	1.34		1.43		1.55		ns
t <sub>ESBCL</sub>	1.34		1.43		1.55		ns
t <sub>ESBWP</sub>	1.15		1.45		1.73		ns
t <sub>ESBRP</sub>	0.93		1.15		1.38		ns

Table 71. EP2	Table 71. EP20K160E External Timing Parameters											
Symbol	-1		-2		-3		Unit					
	Min	Max	Min	Max	Min	Max						
t <sub>INSU</sub>	2.23		2.34		2.47		ns					
t <sub>INH</sub>	0.00		0.00		0.00		ns					
t <sub>outco</sub>	2.00	5.07	2.00	5.59	2.00	6.13	ns					
t <sub>insupll</sub>	2.12		2.07		-		ns					
t <sub>INHPLL</sub>	0.00		0.00		-		ns					
t <sub>outcopll</sub>	0.50	3.00	0.50	3.35	-	-	ns					

Table 82. EP20K300E Minimum Pulse Width Timing Parameters											
Symbol	-	-1		-2		-3					
	Min	Max	Min	Max	Min	Max					
t <sub>CH</sub>	1.25		1.43		1.67		ns				
t <sub>CL</sub>	1.25		1.43		1.67		ns				
t <sub>CLRP</sub>	0.19		0.26		0.35		ns				
t <sub>PREP</sub>	0.19		0.26		0.35		ns				
t <sub>ESBCH</sub>	1.25		1.43		1.67		ns				
t <sub>ESBCL</sub>	1.25		1.43		1.67		ns				
t <sub>ESBWP</sub>	1.25		1.71		2.28		ns				
t <sub>ESBRP</sub>	1.01		1.38		1.84		ns				

Table 83. EP20K300E External Timing Parameters											
Symbol	-1			-2		-3					
	Min	Max	Min	Max	Min	Max					
t <sub>INSU</sub>	2.31		2.44		2.57		ns				
t <sub>INH</sub>	0.00		0.00		0.00		ns				
t <sub>outco</sub>	2.00	5.29	2.00	5.82	2.00	6.24	ns				
tINSUPLL	1.76		1.85		-		ns				
t <sub>INHPLL</sub>	0.00		0.00		-		ns				
toutcopll	0.50	2.65	0.50	2.95	-	-	ns				

Table 84. EP20K30	Table 84. EP20K300E External Bidirectional Timing Parameters										
Symbol	-1		-:	2	-	Unit					
	Min	Max	Min	Мах	Min	Max					
t <sub>insubidir</sub>	2.77		2.85		3.11		ns				
t <sub>inhbidir</sub>	0.00		0.00		0.00		ns				
t <sub>outcobidir</sub>	2.00	5.29	2.00	5.82	2.00	6.24	ns				
t <sub>XZBIDIR</sub>		7.59		8.30		9.09	ns				
t <sub>ZXBIDIR</sub>		7.59		8.30		9.09	ns				
t <sub>insubidirpll</sub>	2.50		2.76		-		ns				
t <sub>inhbidirpll</sub>	0.00		0.00		-		ns				
t <sub>outcobidirpll</sub>	0.50	2.65	0.50	2.95	-	-	ns				
t <sub>XZBIDIRPLL</sub>		5.00		5.43		-	ns				
t <sub>ZXBIDIRPLL</sub>		5.00		5.43		-	ns				

## APEX 20K Programmable Logic Device Family Data Sheet

Table 87. EP20K400E f <sub>MAX</sub> Routing Delays										
Symbol	Symbol -1 Speed Grade		-2 Speed Grade		-3 Spee	-3 Speed Grade				
	Min	Max	Min	Max	Min	Max				
t <sub>F1-4</sub>		0.25		0.25		0.26	ns			
t <sub>F5-20</sub>		1.01		1.12		1.25	ns			
t <sub>F20+</sub>		3.71		3.92		4.17	ns			

Symbol	-1 Speed Grade		-2 Spee	-2 Speed Grade		-3 Speed Grade		
	Min	Max	Min	Max	Min	Max		
t <sub>CH</sub>	1.36		2.22		2.35		ns	
t <sub>CL</sub>	1.36		2.26		2.35		ns	
t <sub>CLRP</sub>	0.18		0.18		0.19		ns	
t <sub>PREP</sub>	0.18		0.18		0.19		ns	
t <sub>ESBCH</sub>	1.36		2.26		2.35		ns	
t <sub>ESBCL</sub>	1.36		2.26		2.35		ns	
t <sub>ESBWP</sub>	1.17		1.38		1.56		ns	
t <sub>ESBRP</sub>	0.94		1.09		1.25		ns	

Table 89. EP2	Table 89. EP20K400E External Timing Parameters											
Symbol	-1 Speed Grade		-2 Spee	-2 Speed Grade		-3 Speed Grade						
	Min	Max	Min	Max	Min	Max						
t <sub>INSU</sub>	2.51		2.64		2.77		ns					
t <sub>INH</sub>	0.00		0.00		0.00		ns					
t <sub>outco</sub>	2.00	5.25	2.00	5.79	2.00	6.32	ns					
t <sub>insupll</sub>	3.221		3.38		-		ns					
t <sub>INHPLL</sub>	0.00		0.00		-		ns					
t <sub>outcopll</sub>	0.50	2.25	0.50	2.45	-	-	ns					

Г

Table 106. EP20K1500E Minimum Pulse Width Timing Parameters											
Symbol	-1 Spee	-1 Speed Grade		-2 Speed Grade		-3 Speed Grade					
	Min	Max	Min	Max	Min	Max					
t <sub>CH</sub>	1.25		1.43		1.67		ns				
t <sub>CL</sub>	1.25		1.43		1.67		ns				
t <sub>CLRP</sub>	0.20		0.20		0.20		ns				
t <sub>PREP</sub>	0.20		0.20		0.20		ns				
t <sub>ESBCH</sub>	1.25		1.43		1.67		ns				
t <sub>ESBCL</sub>	1.25		1.43		1.67		ns				
t <sub>ESBWP</sub>	1.28		1.51		1.65		ns				
t <sub>ESBRP</sub>	1.11		1.29		1.41		ns				

Table 107. EF	Table 107. EP20K1500E External Timing Parameters											
Symbol	-1 Speed Grade		-2 Spee	-2 Speed Grade		l Grade	Unit					
	Min	Max	Min	Max	Min	Max						
t <sub>INSU</sub>	3.09		3.30		3.58		ns					
t <sub>INH</sub>	0.00		0.00		0.00		ns					
tоитсо	2.00	6.18	2.00	6.81	2.00	7.36	ns					
tINSUPLL	1.94		2.08		-		ns					
t <sub>INHPLL</sub>	0.00		0.00		-		ns					
toutcopll	0.50	2.67	0.50	2.99	-	-	ns					

Table 108. EP20K1500E External Bidirectional Timing Parameters											
Symbol	-1 Speed Grade		-2 Speed Grade		-3 Speed Grade		Unit				
	Min	Max	Min	Max	Min	Max					
t <sub>insubidir</sub>	3.47		3.68		3.99		ns				
t <sub>inhbidir</sub>	0.00		0.00		0.00		ns				
toutcobidir	2.00	6.18	2.00	6.81	2.00	7.36	ns				
t <sub>XZBIDIR</sub>		6.91		7.62		8.38	ns				
t <sub>ZXBIDIR</sub>		6.91		7.62		8.38	ns				
t <sub>insubidirpll</sub>	3.05		3.26				ns				
t <sub>inhbidirpll</sub>	0.00		0.00				ns				
t <sub>outcobidirpll</sub>	0.50	2.67	0.50	2.99			ns				
t <sub>XZBIDIRPLL</sub>		3.41		3.80			ns				
t <sub>ZXBIDIRPLL</sub>		3.41		3.80			ns				

Tables 109 and 110 show selectable I/O standard input and output delays for APEX 20KE devices. If you select an I/O standard input or output delay other than LVCMOS, add or subtract the selected speed grade to or from the LVCMOS value.

Table 109. Selectable I/O Standard Input Delays												
Symbol	-1 Speed Grade		-2 Speed Grade		-3 Speed Grade		Unit					
	Min	Max	Min	Max	Min	Max	Min					
LVCMOS		0.00		0.00		0.00	ns					
LVTTL		0.00		0.00		0.00	ns					
2.5 V		0.00		0.04		0.05	ns					
1.8 V		-0.11		0.03		0.04	ns					
PCI		0.01		0.09		0.10	ns					
GTL+		-0.24		-0.23		-0.19	ns					
SSTL-3 Class I		-0.32		-0.21		-0.47	ns					
SSTL-3 Class II		-0.08		0.03		-0.23	ns					
SSTL-2 Class I		-0.17		-0.06		-0.32	ns					
SSTL-2 Class II		-0.16		-0.05		-0.31	ns					
LVDS		-0.12		-0.12		-0.12	ns					
CTT		0.00		0.00		0.00	ns					
AGP		0.00		0.00		0.00	ns					

Г