E·XFL

Intel - EP20K100FC324-2N Datasheet



Welcome to <u>E-XFL.COM</u>

Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

| Details | |
|--------------------------------|---|
| Product Status | Obsolete |
| Number of LABs/CLBs | 416 |
| Number of Logic Elements/Cells | 4160 |
| Total RAM Bits | 53248 |
| Number of I/O | 252 |
| Number of Gates | 263000 |
| Voltage - Supply | 2.375V ~ 2.625V |
| Mounting Type | Surface Mount |
| Operating Temperature | 0°C ~ 85°C (TJ) |
| Package / Case | 324-BGA |
| Supplier Device Package | 324-FBGA (19x19) |
| Purchase URL | https://www.e-xfl.com/product-detail/intel/ep20k100fc324-2n |
| | |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

| Table 2. Additiona | al APEX 20K De | vice Features | Note (1) | | | |
|--------------------------|----------------|---------------|-----------|-----------|------------|------------|
| Feature | EP20K300E | EP20K400 | EP20K400E | EP20K600E | EP20K1000E | EP20K1500E |
| Maximum system gates | 728,000 | 1,052,000 | 1,052,000 | 1,537,000 | 1,772,000 | 2,392,000 |
| Typical gates | 300,000 | 400,000 | 400,000 | 600,000 | 1,000,000 | 1,500,000 |
| LEs | 11,520 | 16,640 | 16,640 | 24,320 | 38,400 | 51,840 |
| ESBs | 72 | 104 | 104 | 152 | 160 | 216 |
| Maximum RAM bits | 147,456 | 212,992 | 212,992 | 311,296 | 327,680 | 442,368 |
| Maximum macrocells | 1,152 | 1,664 | 1,664 | 2,432 | 2,560 | 3,456 |
| Maximum user I/O pins | 408 | 502 | 488 | 588 | 708 | 808 |

Note to Tables 1 and 2:

 The embedded IEEE Std. 1149.1 Joint Test Action Group (JTAG) boundary-scan circuitry contributes up to 57,000 additional gates.

Additional Features

- Designed for low-power operation
 - 1.8-V and 2.5-V supply voltage (see Table 3)
 - MultiVolt[™] I/O interface support to interface with 1.8-V, 2.5-V, 3.3-V, and 5.0-V devices (see Table 3)
 - ESB offering programmable power-saving mode

| Feature | De | vice |
|---|----------------------------------|--|
| | EP20K100 EP20K200 EP20K400 | EP20K30E EP20K60E EP20K100E EP20K160E EP20K200E EP20K300E EP20K400E EP20K600E EP20K1000E EP20K1500E |
| Internal supply voltage (V _{CCINT}) | 2.5 V | 1.8 V |
| MultiVolt I/O interface voltage levels (V _{CCIO}) | 2.5 V, 3.3 V, 5.0 V | 1.8 V, 2.5 V, 3.3 V, 5.0 V (1) |

Note to Table 3:

(1) APEX 20KE devices can be 5.0-V tolerant by using an external resistor.

| Table 5. APEX 20K FineLine BGA Package Options & I/O Count Notes (1), (2) | | | | | |
|---|---------|---------|---------|----------------|-----------|
| Device | 144 Pin | 324 Pin | 484 Pin | 672 Pin | 1,020 Pin |
| EP20K30E | 93 | 128 | | | |
| EP20K60E | 93 | 196 | | | |
| EP20K100 | | 252 | | | |
| EP20K100E | 93 | 246 | | | |
| EP20K160E | | | 316 | | |
| EP20K200 | | | 382 | | |
| EP20K200E | | | 376 | 376 | |
| EP20K300E | | | | 408 | |
| EP20K400 | | | | 502 <i>(3)</i> | |
| EP20K400E | | | | 488 <i>(3)</i> | |
| EP20K600E | | | | 508 <i>(3)</i> | 588 |
| EP20K1000E | | | | 508 <i>(3)</i> | 708 |
| EP20K1500E | | | | | 808 |

Notes to Tables 4 and 5:

Г

- (1) I/O counts include dedicated input and clock pins.
- (2) APEX 20K device package types include thin quad flat pack (TQFP), plastic quad flat pack (PQFP), power quad flat pack (RQFP), 1.27-mm pitch ball-grid array (BGA), 1.00-mm pitch FineLine BGA, and pin-grid array (PGA) packages.
- (3) This device uses a thermally enhanced package, which is taller than the regular package. Consult the *Altera Device Package Information Data Sheet* for detailed package size information.

| Table 6. APEX 20K QFP, BGA & PGA Package Sizes | | | | | | |
|--|--------------|-------------|-------------|-------------|-------------|-------------|
| Feature | 144-Pin TQFP | 208-Pin QFP | 240-Pin QFP | 356-Pin BGA | 652-Pin BGA | 655-Pin PGA |
| Pitch (mm) | 0.50 | 0.50 | 0.50 | 1.27 | 1.27 | - |
| Area (mm ²) | 484 | 924 | 1,218 | 1,225 | 2,025 | 3,906 |
| $\begin{array}{l} \text{Length} \times \text{Width} \\ \text{(mm} \times \text{mm)} \end{array}$ | 22 × 22 | 30.4 × 30.4 | 34.9×34.9 | 35 × 35 | 45 × 45 | 62.5 × 62.5 |

| Table 7. APEX 20K FineLine BGA Package Sizes | | | | | |
|---|---------|---------|---------|---------|-----------|
| Feature | 144 Pin | 324 Pin | 484 Pin | 672 Pin | 1,020 Pin |
| Pitch (mm) | 1.00 | 1.00 | 1.00 | 1.00 | 1.00 |
| Area (mm ²) | 169 | 361 | 529 | 729 | 1,089 |
| $\text{Length} \times \text{Width} \text{ (mm} \times \text{mm)}$ | 13 × 13 | 19×19 | 23 × 23 | 27 × 27 | 33 × 33 |

1

Functional Description

APEX 20K devices incorporate LUT-based logic, product-term-based logic, and memory into one device. Signal interconnections within APEX 20K devices (as well as to and from device pins) are provided by the FastTrack[®] Interconnect—a series of fast, continuous row and column channels that run the entire length and width of the device.

Each I/O pin is fed by an I/O element (IOE) located at the end of each row and column of the FastTrack Interconnect. Each IOE contains a bidirectional I/O buffer and a register that can be used as either an input or output register to feed input, output, or bidirectional signals. When used with a dedicated clock pin, these registers provide exceptional performance. IOEs provide a variety of features, such as 3.3-V, 64-bit, 66-MHz PCI compliance; JTAG BST support; slew-rate control; and tri-state buffers. APEX 20KE devices offer enhanced I/O support, including support for 1.8-V I/O, 2.5-V I/O, LVCMOS, LVTTL, LVPECL, 3.3-V PCI, PCI-X, LVDS, GTL+, SSTL-2, SSTL-3, HSTL, CTT, and 3.3-V AGP I/O standards.

The ESB can implement a variety of memory functions, including CAM, RAM, dual-port RAM, ROM, and FIFO functions. Embedding the memory directly into the die improves performance and reduces die area compared to distributed-RAM implementations. Moreover, the abundance of cascadable ESBs ensures that the APEX 20K device can implement multiple wide memory blocks for high-density designs. The ESB's high speed ensures it can implement small memory blocks without any speed penalty. The abundance of ESBs ensures that designers can create as many different-sized memory blocks as the system requires. Figure 1 shows an overview of the APEX 20K device.



Each LAB contains dedicated logic for driving control signals to its LEs and ESBs. The control signals include clock, clock enable, asynchronous clear, asynchronous preset, asynchronous load, synchronous clear, and synchronous load signals. A maximum of six control signals can be used at a time. Although synchronous load and clear signals are generally used when implementing counters, they can also be used with other functions.

Each LAB can use two clocks and two clock enable signals. Each LAB's clock and clock enable signals are linked (e.g., any LE in a particular LAB using CLK1 will also use CLKENA1). LEs with the same clock but different clock enable signals either use both clock signals in one LAB or are placed into separate LABs.

If both the rising and falling edges of a clock are used in a LAB, both LABwide clock signals are used.

The LAB-wide control signals can be generated from the LAB local interconnect, global signals, and dedicated clock pins. The inherent low skew of the FastTrack Interconnect enables it to be used for clock distribution. Figure 4 shows the LAB control signal generation circuit.




Figure 4. LAB Control Signal Generation

Notes to Figure 4:

- APEX 20KE devices have four dedicated clocks. (1)
- The LABCLR1 and LABCLR2 signals also control asynchronous load and asynchronous preset for LEs within the (2) LAB.
- (3)The SYNCCLR signal can be generated by the local interconnect or global signals.

LE Operating Modes

The APEX 20K LE can operate in one of the following three modes:

- Normal mode
- Arithmetic mode
- Counter mode


Each mode uses LE resources differently. In each mode, seven available inputs to the LE—the four data inputs from the LAB local interconnect, the feedback from the programmable register, and the carry-in and cascade-in from the previous LE—are directed to different destinations to implement the desired logic function. LAB-wide signals provide clock, asynchronous clear, asynchronous preset, asynchronous load, synchronous clear, synchronous load, and clock enable control for the register. These LAB-wide signals are available in all LE modes.

The Quartus II software, in conjunction with parameterized functions such as LPM and DesignWare functions, automatically chooses the appropriate mode for common functions such as counters, adders, and multipliers. If required, the designer can also create special-purpose functions that specify which LE operating mode to use for optimal performance. Figure 8 shows the LE operating modes.

LAB-Wide Normal Mode (1) Clock Enable (2) Carry-In (3) Cascade-In LE-Out data1 data2 PRN 4-Input D Q LUT data3 LE-Out ENA data4 CLRN Cascade-Out LAB-Wide Arithmetic Mode Clock Enable (2) Carry-In Cascade-In LE-Out PRN data1 Q D 3-Input data2 LUT LE-Out ENA CLRN 3-Input LUT Cascade-Out Carry-Out

Figure 8. APEX 20K LE Operating Modes





Notes to Figure 8:

- (1) LEs in normal mode support register packing.
- (2) There are two LAB-wide clock enables per LAB.
- (3) When using the carry-in in normal mode, the packed register feature is unavailable.
- (4) A register feedback multiplexer is available on LE1 of each LAB.
- (5) The DATA1 and DATA2 input signals can supply counter enable, up or down control, or register feedback signals for LEs other than the second LE in an LAB.
- (6) The LAB-wide synchronous clear and LAB wide synchronous load affect all registers in an LAB.





Figure 25. APEX 20K Bidirectional I/O Registers Note (1)



Altera Corporation



Figure 29. APEX 20KE I/O Banks

Notes to Figure 29:

- For more information on placing I/O pins in LVDS blocks, refer to the Guidelines for Using LVDS Blocks section in Application Note 120 (Using LVDS in APEX 20KE Devices).
- (2) If the LVDS input and output blocks are not used for LVDS, they can support all of the I/O standards and can be used as input, output, or bidirectional pins with V_{CCIO} set to 3.3 V, 2.5 V, or 1.8 V.

Power Sequencing & Hot Socketing

Because APEX 20K and APEX 20KE devices can be used in a mixedvoltage environment, they have been designed specifically to tolerate any possible power-up sequence. Therefore, the V_{CCIO} and V_{CCINT} power supplies may be powered in any order.

For more information, please refer to the "Power Sequencing Considerations" section in the *Configuring APEX 20KE & APEX 20KC Devices* chapter of the *Configuration Devices Handbook*.

Signals can be driven into APEX 20K devices before and during power-up without damaging the device. In addition, APEX 20K devices do not drive out during power-up. Once operating conditions are reached and the device is configured, APEX 20K and APEX 20KE devices operate as specified by the user.

Under hot socketing conditions, APEX 20KE devices will not sustain any damage, but the I/O pins will drive out.

MultiVolt I/O Interface

The APEX device architecture supports the MultiVolt I/O interface feature, which allows APEX devices in all packages to interface with systems of different supply voltages. The devices have one set of VCC pins for internal operation and input buffers (VCCINT), and another set for I/O output drivers (VCCIO).

The APEX 20K VCCINT pins must always be connected to a 2.5 V power supply. With a 2.5-V V_{CCINT} level, input pins are 2.5-V, 3.3-V, and 5.0-V tolerant. The VCCIO pins can be connected to either a 2.5-V or 3.3-V power supply, depending on the output requirements. When VCCIO pins are connected to a 2.5-V power supply, the output levels are compatible with 2.5-V systems. When the VCCIO pins are connected to a 3.3-V power supply, the output high is 3.3 V and is compatible with 3.3-V or 5.0-V systems.

| Table 12. 5.0-V Tolerant APEX 20K MultiVolt I/O Support | | | | | | | |
|---|--------------|--------------------------------------|--------------|-----------------------|--------------|---|--|
| V _{CCIO} (V) | Ir | Input Signals (V) Output Signals (V) | | | | | |
| - | 2.5 | 3.3 | 5.0 | 2.5 | 3.3 | 5.0 | |
| 2.5 | \checkmark | √(1) | √ (1) | ✓ | | | |
| 3.3 | \checkmark | \checkmark | √ (1) | √ (2) | \checkmark | Image: A start of the start of | |

Table 12 summarizes 5.0-V tolerant APEX 20K MultiVolt I/O support.

Notes to Table 12:

- The PCI clamping diode must be disabled to drive an input with voltages higher than V_{CCIO}.
- (2) When $V_{CCIO} = 3.3 \text{ V}$, an APEX 20K device can drive a 2.5-V device with 3.3-V tolerant inputs.

Open-drain output pins on 5.0-V tolerant APEX 20K devices (with a pullup resistor to the 5.0-V supply) can drive 5.0-V CMOS input pins that require a V_{IH} of 3.5 V. When the pin is inactive, the trace will be pulled up to 5.0 V by the resistor. The open-drain pin will only drive low or tri-state; it will never drive high. The rise time is dependent on the value of the pullup resistor and load impedance. The I_{OL} current specification should be considered when selecting a pull-up resistor.

| Table 2 | Table 26. APEX 20K 5.0-V Tolerant Device Capacitance Notes (2), (14) | | | | | | |
|--------------------|--|-------------------------------------|-----|-----|------|--|--|
| Symbol | Parameter | Conditions | Min | Мах | Unit | | |
| C _{IN} | Input capacitance | V _{IN} = 0 V, f = 1.0 MHz | | 8 | pF | | |
| C _{INCLK} | Input capacitance on dedicated clock pin | V _{IN} = 0 V, f = 1.0 MHz | | 12 | pF | | |
| C _{OUT} | Output capacitance | V _{OUT} = 0 V, f = 1.0 MHz | | 8 | pF | | |

Notes to Tables 23 through 26:

- (1) See the Operating Requirements for Altera Devices Data Sheet.
- All APEX 20K devices are 5.0-V tolerant. (2)
- (3) Minimum DC input is -0.5 V. During transitions, the inputs may undershoot to -2.0 V or overshoot to 5.75 V for input currents less than 100 mA and periods shorter than 20 ns.
- Numbers in parentheses are for industrial-temperature-range devices. (4)
- Maximum V_{CC} rise time is 100 ms, and V_{CC} must rise monotonically. (5)
- All pins, including dedicated inputs, clock I/O, and JTAG pins, may be driven before V_{CCINT} and V_{CCIO} are (6) powered.
- (7)Typical values are for $T_A = 25^{\circ}$ C, $V_{CCINT} = 2.5$ V, and $V_{CCIO} = 2.5$ or 3.3 V.
- These values are specified in the APEX 20K device recommended operating conditions, shown in Table 26 on (8)page 62.
- (9) The APEX 20K input buffers are compatible with 2.5-V and 3.3-V (LVTTL and LVCMOS) signals. Additionally, the input buffers are 3.3-V PCI compliant when V_{CCIO} and V_{CCINT} meet the relationship shown in Figure 33 on page 68.
- (10) The I_{OH} parameter refers to high-level TTL, PCI or CMOS output current.
- (11) The I_{OL} parameter refers to low-level TTL, PCI, or CMOS output current. This parameter applies to open-drain pins as well as output pins.
- (12) This value is specified for normal device operation. The value may vary during power-up.
- (13) Pin pull-up resistance values will be lower if an external source drives the pin higher than V_{CCIO} .
- (14) Capacitance is sample-tested only.

Tables 27 through 30 provide information on absolute maximum ratings, recommended operating conditions, DC operating conditions, and capacitance for 1.8-V APEX 20KE devices.

| Symbol | Parameter | Conditions | Min | Max | Unit |
|--------------------|----------------------------|---|------|-----|------|
| V _{CCINT} | Supply voltage | With respect to ground (2) | -0.5 | 2.5 | V |
| V _{CCIO} | | | -0.5 | 4.6 | V |
| VI | DC input voltage | | -0.5 | 4.6 | V |
| I _{OUT} | DC output current, per pin | | -25 | 25 | mA |
| T _{STG} | Storage temperature | No bias | -65 | 150 | °C |
| T _{AMB} | Ambient temperature | Under bias | -65 | 135 | °C |
| ΤJ | Junction temperature | PQFP, RQFP, TQFP, and BGA packages, under bias | | 135 | °C |
| | | Ceramic PGA packages, under bias | | 150 | °C |

Note to Tables 32 and 33:

(1) These timing parameters are sample-tested only.

Tables 34 through 37 show APEX 20KE LE, ESB, routing, and functional timing microparameters for the f_{MAX} timing model.

| Table 34. APEX 20KE LE Timing Microparameters | | | | |
|---|-------------------------------------|--|--|--|
| Symbol Parameter | | | | |
| t _{SU} | LE register setup time before clock | | | |
| t _H | LE register hold time after clock | | | |
| t _{CO} | LE register clock-to-output delay | | | |
| t _{LUT} | LUT delay for data-in to data-out | | | |

| Table 35. APEX 20KE ESB Timing Microparameters | | | | |
|--|--|--|--|--|
| Symbol | Parameter | | | |
| t _{ESBARC} | ESB Asynchronous read cycle time | | | |
| t _{ESBSRC} | ESB Synchronous read cycle time | | | |
| t _{ESBAWC} | ESB Asynchronous write cycle time | | | |
| t _{ESBSWC} | ESB Synchronous write cycle time | | | |
| t _{ESBWASU} | ESB write address setup time with respect to WE | | | |
| t _{ESBWAH} | ESB write address hold time with respect to WE | | | |
| t _{ESBWDSU} | ESB data setup time with respect to WE | | | |
| t _{ESBWDH} | ESB data hold time with respect to WE | | | |
| t _{ESBRASU} | ESB read address setup time with respect to RE | | | |
| t _{ESBRAH} | ESB read address hold time with respect to RE | | | |
| t _{ESBWESU} | ESB WE setup time before clock when using input register | | | |
| t _{ESBWEH} | ESB WE hold time after clock when using input register | | | |
| t _{ESBDATASU} | ESB data setup time before clock when using input register | | | |
| t _{ESBDATAH} | ESB data hold time after clock when using input register | | | |
| ^t ESBWADDRSU | ESB write address setup time before clock when using input registers | | | |
| t _{ESBRADDRSU} | ESB read address setup time before clock when using input registers | | | |
| t _{ESBDATACO1} | ESB clock-to-output delay when using output registers | | | |
| t _{ESBDATACO2} | ESB clock-to-output delay without output registers | | | |
| t _{ESBDD} | ESB data-in to data-out delay for RAM mode | | | |
| t _{PD} | ESB Macrocell input to non-registered output | | | |
| t _{PTERMSU} | ESB Macrocell register setup time before clock | | | |
| t _{PTERMCO} | ESB Macrocell register clock-to-output delay | | | |

| Symbol | -1 Spee | d Grade | -2 Spee | d Grade | -3 Spee | d Grade | Units |
|-------------------------|---------|---------|---------|---------|---------|---------|-------|
| | Min | Мах | Min | Max | Min | Max | |
| t _{SU} | 0.5 | | 0.6 | | 0.8 | | ns |
| t _H | 0.7 | | 0.8 | | 1.0 | | ns |
| t _{co} | | 0.3 | | 0.4 | | 0.5 | ns |
| t _{lut} | | 0.8 | | 1.0 | | 1.3 | ns |
| t _{ESBRC} | | 1.7 | | 2.1 | | 2.4 | ns |
| t _{ESBWC} | | 5.7 | | 6.9 | | 8.1 | ns |
| t _{ESBWESU} | 3.3 | | 3.9 | | 4.6 | | ns |
| t _{ESBDATASU} | 2.2 | | 2.7 | | 3.1 | | ns |
| t _{ESBDATAH} | 0.6 | | 0.8 | | 0.9 | | ns |
| t _{ESBADDRSU} | 2.4 | | 2.9 | | 3.3 | | ns |
| t _{ESBDATACO1} | | 1.3 | | 1.6 | | 1.8 | ns |
| t _{ESBDATACO2} | | 2.6 | | 3.1 | | 3.6 | ns |
| t _{ESBDD} | | 2.5 | | 3.3 | | 3.6 | ns |
| t _{PD} | | 2.5 | | 3.0 | | 3.6 | ns |
| t _{PTERMSU} | 2.3 | | 2.7 | | 3.2 | | ns |
| t _{PTERMCO} | | 1.5 | | 1.8 | | 2.1 | ns |
| t _{F1-4} | | 0.5 | | 0.6 | | 0.7 | ns |
| t _{F5-20} | | 1.6 | | 1.7 | | 1.8 | ns |
| t _{F20+} | | 2.2 | | 2.2 | | 2.3 | ns |
| t _{CH} | 2.0 | | 2.5 | | 3.0 | | ns |
| t _{CL} | 2.0 | | 2.5 | | 3.0 | | ns |
| t _{CLRP} | 0.3 | | 0.4 | | 0.4 | | ns |
| t _{PREP} | 0.4 | | 0.5 | | 0.5 | | ns |
| t _{ESBCH} | 2.0 | | 2.5 | | 3.0 | | ns |
| t _{ESBCL} | 2.0 | | 2.5 | | 3.0 | | ns |
| t _{ESBWP} | 1.6 | | 1.9 | | 2.2 | | ns |
| t _{ESBRP} | 1.0 | | 1.3 | | 1.4 | | ns |

Notes to Tables 43 through 48:

- (1) This parameter is measured without using ClockLock or ClockBoost circuits.
- (2) This parameter is measured using ClockLock or ClockBoost circuits.

Tables 49 through 54 describe f_{MAX} LE Timing Microparameters, f_{MAX} ESB Timing Microparameters, f_{MAX} Routing Delays, Minimum Pulse Width Timing Parameters, External Timing Parameters, and External Bidirectional Timing Parameters for EP20K30E APEX 20KE devices.

| Symbol | - | 1 | - | 2 | -; | -3 | |
|------------------|------|------|------|------|------|------|----|
| | Min | Max | Min | Max | Min | Max | |
| t _{SU} | 0.01 | | 0.02 | | 0.02 | | ns |
| t _H | 0.11 | | 0.16 | | 0.23 | | ns |
| t _{CO} | | 0.32 | | 0.45 | | 0.67 | ns |
| t _{LUT} | | 0.85 | | 1.20 | | 1.77 | ns |

| Symbol | - | 1 | | -2 | 4 | 3 | Unit |
|-------------------------|------|------|------|------|------|------|------|
| | Min | Max | Min | Max | Min | Max | |
| t _{ESBARC} | | 2.03 | | 2.86 | | 4.24 | ns |
| t _{ESBSRC} | | 2.58 | | 3.49 | | 5.02 | ns |
| t _{ESBAWC} | | 3.88 | | 5.45 | | 8.08 | ns |
| t _{ESBSWC} | | 4.08 | | 5.35 | | 7.48 | ns |
| t _{ESBWASU} | 1.77 | | 2.49 | | 3.68 | | ns |
| t _{ESBWAH} | 0.00 | | 0.00 | | 0.00 | | ns |
| t _{ESBWDSU} | 1.95 | | 2.74 | | 4.05 | | ns |
| t _{ESBWDH} | 0.00 | | 0.00 | | 0.00 | | ns |
| t _{ESBRASU} | 1.96 | | 2.75 | | 4.07 | | ns |
| t _{ESBRAH} | 0.00 | | 0.00 | | 0.00 | | ns |
| t _{ESBWESU} | 1.80 | | 2.73 | | 4.28 | | ns |
| t _{ESBWEH} | 0.00 | | 0.00 | | 0.00 | | ns |
| t _{ESBDATASU} | 0.07 | | 0.48 | | 1.17 | | ns |
| t _{ESBDATAH} | 0.13 | | 0.13 | | 0.13 | | ns |
| t _{ESBWADDRSU} | 0.30 | | 0.80 | | 1.64 | | ns |
| t _{ESBRADDRSU} | 0.37 | | 0.90 | | 1.78 | | ns |
| t _{ESBDATACO1} | | 1.11 | | 1.32 | | 1.67 | ns |
| t _{ESBDATACO2} | | 2.65 | | 3.73 | | 5.53 | ns |
| t _{ESBDD} | | 3.88 | | 5.45 | | 8.08 | ns |
| t _{PD} | | 1.91 | | 2.69 | | 3.98 | ns |
| t _{PTERMSU} | 1.04 | | 1.71 | | 2.82 | | ns |
| t _{PTERMCO} | | 1.13 | | 1.34 | | 1.69 | ns |

Table 51. EP20K30E f_{MAX} Routing Delays

| Symbol | - | 1 | | -2 | -9 | -3 | |
|--------------------|-----|------|-----|------|-----|------|----|
| | Min | Max | Min | Max | Min | Max | |
| t _{F1-4} | | 0.24 | | 0.27 | | 0.31 | ns |
| t _{F5-20} | | 1.03 | | 1.14 | | 1.30 | ns |
| t _{F20+} | | 1.42 | | 1.54 | | 1.77 | ns |

| Table 69. EP2 | OK160E f _{max} i | Routing Delay | s | | | | |
|--------------------|---------------------------|---------------|-----|------|-----|------|------|
| Symbol | - | 1 | | -2 | -; | 3 | Unit |
| | Min | Max | Min | Max | Min | Max | |
| t _{F1-4} | | 0.25 | | 0.26 | | 0.28 | ns |
| t _{F5-20} | | 1.00 | | 1.18 | | 1.35 | ns |
| t _{F20+} | | 1.95 | | 2.19 | | 2.30 | ns |

| Symbol | - | 1 | - | 2 | -3 | | Unit |
|--------------------|------|-----|------|-----|------|-----|------|
| | Min | Max | Min | Max | Min | Max | |
| t _{CH} | 1.34 | | 1.43 | | 1.55 | | ns |
| t _{CL} | 1.34 | | 1.43 | | 1.55 | | ns |
| t _{CLRP} | 0.18 | | 0.19 | | 0.21 | | ns |
| t _{PREP} | 0.18 | | 0.19 | | 0.21 | | ns |
| t _{ESBCH} | 1.34 | | 1.43 | | 1.55 | | ns |
| t _{ESBCL} | 1.34 | | 1.43 | | 1.55 | | ns |
| t _{ESBWP} | 1.15 | | 1.45 | | 1.73 | | ns |
| t _{ESBRP} | 0.93 | | 1.15 | | 1.38 | | ns |

| Table 71. EP20K160E External Timing Parameters | | | | | | | | | | |
|--|------|------|------|------|------|------|----|--|--|--|
| Symbol | - | 1 | - | -2 | -3 | -3 | | | | |
| | Min | Max | Min | Max | Min | Max | | | | |
| t _{INSU} | 2.23 | | 2.34 | | 2.47 | | ns | | | |
| t _{INH} | 0.00 | | 0.00 | | 0.00 | | ns | | | |
| t _{outco} | 2.00 | 5.07 | 2.00 | 5.59 | 2.00 | 6.13 | ns | | | |
| t _{INSUPLL} | 2.12 | | 2.07 | | - | | ns | | | |
| t _{INHPLL} | 0.00 | | 0.00 | | - | | ns | | | |
| toutcopll | 0.50 | 3.00 | 0.50 | 3.35 | - | - | ns | | | |

| Symbol | -1 | -1 | | 2 | -3 | | Unit |
|--------------------|------|-----|------|-----|------|-----|------|
| | Min | Max | Min | Max | Min | Max | |
| t _{CH} | 1.36 | | 2.44 | | 2.65 | | ns |
| t _{CL} | 1.36 | | 2.44 | | 2.65 | | ns |
| t _{CLRP} | 0.18 | | 0.19 | | 0.21 | | ns |
| t _{PREP} | 0.18 | | 0.19 | | 0.21 | | ns |
| t _{ESBCH} | 1.36 | | 2.44 | | 2.65 | | ns |
| t _{ESBCL} | 1.36 | | 2.44 | | 2.65 | | ns |
| t _{ESBWP} | 1.18 | | 1.48 | | 1.76 | | ns |
| t _{ESBRP} | 0.95 | | 1.17 | | 1.41 | | ns |

| Table 77. EP20K200E External Timing Parameters | | | | | | | | | | |
|--|------|------|------|------|------|------|----|--|--|--|
| Symbol | - | 1 | , | -2 | -3 | -3 | | | | |
| | Min | Max | Min | Max | Min | Max | | | | |
| t _{INSU} | 2.24 | | 2.35 | | 2.47 | | ns | | | |
| t _{INH} | 0.00 | | 0.00 | | 0.00 | | ns | | | |
| t _{outco} | 2.00 | 5.12 | 2.00 | 5.62 | 2.00 | 6.11 | ns | | | |
| t _{INSUPLL} | 2.13 | | 2.07 | | - | | ns | | | |
| t _{INHPLL} | 0.00 | | 0.00 | | - | | ns | | | |
| t _{outcopll} | 0.50 | 3.01 | 0.50 | 3.36 | - | - | ns | | | |

| Symbol | - | 1 | - | 2 | -3 | Unit | |
|--------------------|------|-----|------|-----|------|------|----|
| | Min | Max | Min | Max | Min | Max | |
| t _{CH} | 1.25 | | 1.43 | | 1.67 | | ns |
| t _{CL} | 1.25 | | 1.43 | | 1.67 | | ns |
| t _{CLRP} | 0.19 | | 0.26 | | 0.35 | | ns |
| t _{PREP} | 0.19 | | 0.26 | | 0.35 | | ns |
| t _{ESBCH} | 1.25 | | 1.43 | | 1.67 | | ns |
| t _{ESBCL} | 1.25 | | 1.43 | | 1.67 | | ns |
| t _{ESBWP} | 1.25 | | 1.71 | | 2.28 | | ns |
| t _{ESBRP} | 1.01 | | 1.38 | | 1.84 | | ns |

| Symbol | | -1 | | -2 | | -3 | | |
|----------------------|------|------|------|------|------|------|----|--|
| | Min | Мах | Min | Max | Min | Max | | |
| t _{INSU} | 2.31 | | 2.44 | | 2.57 | | ns | |
| t _{INH} | 0.00 | | 0.00 | | 0.00 | | ns | |
| t _{outco} | 2.00 | 5.29 | 2.00 | 5.82 | 2.00 | 6.24 | ns | |
| t _{insupll} | 1.76 | | 1.85 | | - | | ns | |
| t _{INHPLL} | 0.00 | | 0.00 | | - | | ns | |
| toutcopll | 0.50 | 2.65 | 0.50 | 2.95 | - | - | ns | |

| Symbol | - | 1 | -: | 2 | - | 3 | Unit |
|---------------------------|------|------|------|------|------|------|------|
| | Min | Max | Min | Max | Min | Max | |
| t _{insubidir} | 2.77 | | 2.85 | | 3.11 | | ns |
| t _{inhbidir} | 0.00 | | 0.00 | | 0.00 | | ns |
| toutcobidir | 2.00 | 5.29 | 2.00 | 5.82 | 2.00 | 6.24 | ns |
| t _{xzbidir} | | 7.59 | | 8.30 | | 9.09 | ns |
| t _{zxbidir} | | 7.59 | | 8.30 | | 9.09 | ns |
| t _{insubidirpll} | 2.50 | | 2.76 | | - | | ns |
| t _{inhbidirpll} | 0.00 | | 0.00 | | - | | ns |
| toutcobidirpll | 0.50 | 2.65 | 0.50 | 2.95 | - | - | ns |
| t _{xzbidirpll} | | 5.00 | | 5.43 | | - | ns |
| t _{ZXBIDIRPLL} | | 5.00 | | 5.43 | | - | ns |

| Symbol | -1 Speed Grade | | -2 Speed Grade | | -3 Speed Grade | | Unit |
|--------------------|----------------|-----|----------------|-----|----------------|-----|------|
| | Min | Max | Min | Max | Min | Max | 1 |
| t _{CH} | 2.00 | | 2.50 | | 2.75 | | ns |
| t _{CL} | 2.00 | | 2.50 | | 2.75 | | ns |
| t _{CLRP} | 0.18 | | 0.26 | | 0.34 | | ns |
| t _{PREP} | 0.18 | | 0.26 | | 0.34 | | ns |
| t _{ESBCH} | 2.00 | | 2.50 | | 2.75 | | ns |
| t _{ESBCL} | 2.00 | | 2.50 | | 2.75 | | ns |
| t _{ESBWP} | 1.17 | | 1.68 | | 2.18 | | ns |
| t _{ESBRP} | 0.95 | | 1.35 | | 1.76 | | ns |

| Symbol | -1 Speed Grade | | -2 Speed Grade | | -3 Speed Grade | | Unit |
|---------------------|----------------|------|----------------|------|----------------|------|------|
| | Min | Max | Min | Max | Min | Max | |
| t _{INSU} | 2.74 | | 2.74 | | 2.87 | | ns |
| t _{INH} | 0.00 | | 0.00 | | 0.00 | | ns |
| toutco | 2.00 | 5.51 | 2.00 | 6.06 | 2.00 | 6.61 | ns |
| tINSUPLL | 1.86 | | 1.96 | | - | | ns |
| t _{INHPLL} | 0.00 | | 0.00 | | - | | ns |
| toutcopll | 0.50 | 2.62 | 0.50 | 2.91 | - | - | ns |

| Symbol | -1 Speed Grade | | -2 Speed Grade | | -3 Speed Grade | | Unit |
|---------------------------|----------------|------|----------------|------|----------------|------|------|
| | Min | Max | Min | Max | Min | Max | 1 |
| t _{insubidir} | 0.64 | | 0.98 | | 1.08 | | ns |
| t _{inhbidir} | 0.00 | | 0.00 | | 0.00 | | ns |
| toutcobidir | 2.00 | 5.51 | 2.00 | 6.06 | 2.00 | 6.61 | ns |
| t _{xzbidir} | | 6.10 | | 6.74 | | 7.10 | ns |
| t _{zxbidir} | | 6.10 | | 6.74 | | 7.10 | ns |
| t _{insubidirpll} | 2.26 | | 2.68 | | - | | ns |
| t _{inhbidirpll} | 0.00 | | 0.00 | | - | | ns |
| toutcobidirpll | 0.50 | 2.62 | 0.50 | 2.91 | - | - | ns |
| t _{xzbidirpll} | | 3.21 | | 3.59 | | - | ns |
| t _{ZXBIDIRPLL} | | 3.21 | | 3.59 | | - | ns |

| Table 110. Selectable I/O Standard Output Delays | | | | | | | | |
|--|----------------|-------|----------------|-------|----------------|-------|------|--|
| Symbol | -1 Speed Grade | | -2 Speed Grade | | -3 Speed Grade | | Unit | |
| | Min | Max | Min | Max | Min | Max | Min | |
| LVCMOS | | 0.00 | | 0.00 | | 0.00 | ns | |
| LVTTL | | 0.00 | | 0.00 | | 0.00 | ns | |
| 2.5 V | | 0.00 | | 0.09 | | 0.10 | ns | |
| 1.8 V | | 2.49 | | 2.98 | | 3.03 | ns | |
| PCI | | -0.03 | | 0.17 | | 0.16 | ns | |
| GTL+ | | 0.75 | | 0.75 | | 0.76 | ns | |
| SSTL-3 Class I | | 1.39 | | 1.51 | | 1.50 | ns | |
| SSTL-3 Class II | | 1.11 | | 1.23 | | 1.23 | ns | |
| SSTL-2 Class I | | 1.35 | | 1.48 | | 1.47 | ns | |
| SSTL-2 Class II | | 1.00 | | 1.12 | | 1.12 | ns | |
| LVDS | | -0.48 | | -0.48 | | -0.48 | ns | |
| CTT | | 0.00 | | 0.00 | | 0.00 | ns | |
| AGP | | 0.00 | | 0.00 | | 0.00 | ns | |

Power Consumption

To estimate device power consumption, use the interactive power calculator on the Altera web site at **http://www.altera.com**.

Configuration & Operation

The APEX 20K architecture supports several configuration schemes. This section summarizes the device operating modes and available device configuration schemes.

Operating Modes

The APEX architecture uses SRAM configuration elements that require configuration data to be loaded each time the circuit powers up. The process of physically loading the SRAM data into the device is called configuration. During initialization, which occurs immediately after configuration, the device resets registers, enables I/O pins, and begins to operate as a logic device. The I/O pins are tri-stated during power-up, and before and during configuration. Together, the configuration and initialization processes are called *command mode*; normal device operation is called *user mode*.

Before and during device configuration, all I/O pins are pulled to $\rm V_{\rm CCIO}$ by a built-in weak pull-up resistor.

Version 4.1

APEX 20K Programmable Logic Device Family Data Sheet version 4.1 contains the following changes:

- *t*_{ESBWEH} added to Figure 37 and Tables 35, 50, 56, 62, 68, 74, 86, 92, 97, and 104.
- Updated EP20K300E device internal and external timing numbers in Tables 79 through 84.