# E·XFL

### Altera - EP20K100FC324-2X Datasheet



Welcome to <u>E-XFL.COM</u>

#### Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

#### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

Product Status	Active
Number of LABs/CLBs	416
Number of Logic Elements/Cells	
Total RAM Bits	-
Number of I/O	252
Number of Gates	-
Voltage - Supply	2.375V ~ 2.625V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	324-BGA
Supplier Device Package	324-FBGA (19x19)
Purchase URL	https://www.e-xfl.com/pro/item?MUrl=&PartUrl=ep20k100fc324-2x

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Feature	APEX 20K Devices	APFX 20KF Devices
32/64-Bit, 33-MHz PCI	grades	Full compliance in -1, -2 speed grades
32/64-Bit, 66-MHz PCI	-	Full compliance in -1 speed grade
MultiVolt I/O	2.5-V or 3.3-V V <sub>CCIO</sub>	1.8-V, 2.5-V, or 3.3-V V <sub>CCIO</sub>
	V <sub>CCIO</sub> selected for device	V <sub>CCIO</sub> selected block-by-block
	Certain devices are 5.0-V tolerant	5.0-V tolerant with use of external resistor
ClockLock support	Clock delay reduction	Clock delay reduction
	2× and 4× clock multiplication	$m/(n \times v)$ or $m/(n \times k)$ clock multiplication
		Drive ClockLock output off-chip
		External clock feedback
		ClockShift
		LVDS support
		Up to four PLLs
		ClockShift, clock phase adjustment
Dedicated clock and input pins	Six	Eight
I/O standard support	2.5-V, 3.3-V, 5.0-V I/O	1.8-V, 2.5-V, 3.3-V, 5.0-V I/O
	3.3-V PCI	2.5-V I/O
	Low-voltage complementary	3.3-V PCI and PCI-X
	metal-oxide semiconductor	3.3-V Advanced Graphics Port (AGP)
	(LVCMOS)	Center tap terminated (CTT)
	Low-voltage transistor-to-transistor	GTL+
	logic (LVTTL)	LVCMOS
		True-LVDS and LVPECL data pins
		(In EP20K300E and larger devices)
		LVDS and LVPECL signaling (in all BGA
		and FineLine BGA devices)
		LVDS and LVPECL data pins up to
		156 Mbps (III - I speed grade devices)
		SSTL-3 Class Land II
Memory support	Dual-port BAM	CAM
	FIFO	Dual-port BAM
	BAM	FIFO
	BOM	BAM
		ROM

### Functional Description

APEX 20K devices incorporate LUT-based logic, product-term-based logic, and memory into one device. Signal interconnections within APEX 20K devices (as well as to and from device pins) are provided by the FastTrack<sup>®</sup> Interconnect—a series of fast, continuous row and column channels that run the entire length and width of the device.

Each I/O pin is fed by an I/O element (IOE) located at the end of each row and column of the FastTrack Interconnect. Each IOE contains a bidirectional I/O buffer and a register that can be used as either an input or output register to feed input, output, or bidirectional signals. When used with a dedicated clock pin, these registers provide exceptional performance. IOEs provide a variety of features, such as 3.3-V, 64-bit, 66-MHz PCI compliance; JTAG BST support; slew-rate control; and tri-state buffers. APEX 20KE devices offer enhanced I/O support, including support for 1.8-V I/O, 2.5-V I/O, LVCMOS, LVTTL, LVPECL, 3.3-V PCI, PCI-X, LVDS, GTL+, SSTL-2, SSTL-3, HSTL, CTT, and 3.3-V AGP I/O standards.

The ESB can implement a variety of memory functions, including CAM, RAM, dual-port RAM, ROM, and FIFO functions. Embedding the memory directly into the die improves performance and reduces die area compared to distributed-RAM implementations. Moreover, the abundance of cascadable ESBs ensures that the APEX 20K device can implement multiple wide memory blocks for high-density designs. The ESB's high speed ensures it can implement small memory blocks without any speed penalty. The abundance of ESBs ensures that designers can create as many different-sized memory blocks as the system requires. Figure 1 shows an overview of the APEX 20K device.





Figure 6. APEX 20K Carry Chain

Figure 11 shows the intersection of a row and column interconnect, and how these forms of interconnects and LEs drive each other.



Figure 11. Driving the FastTrack Interconnect

APEX 20KE devices include an enhanced interconnect structure for faster routing of input signals with high fan-out. Column I/O pins can drive the FastRow<sup>™</sup> interconnect, which routes signals directly into the local interconnect without having to drive through the MegaLAB interconnect. FastRow lines traverse two MegaLAB structures. Also, these pins can drive the local interconnect directly for fast setup times. On EP20K300E and larger devices, the FastRow interconnect drives the two MegaLABs in the top left corner, the two MegaLABs in the top right corner, the two MegaLABS in the bottom left corner, and the two MegaLABs in the bottom right corner. On EP20K200E and smaller devices, FastRow interconnect drives the two MegaLABs on the top and the two MegaLABs on the bottom of the device. On all devices, the FastRow interconnect drives all local interconnect in the appropriate MegaLABs except the local interconnect on the side of the MegaLAB opposite the ESB. Pins using the FastRow interconnect achieve a faster set-up time, as the signal does not need to use a MegaLAB interconnect line to reach the destination LE. Figure 12 shows the FastRow interconnect.





# Embedded System Block

The ESB can implement various types of memory blocks, including dual-port RAM, ROM, FIFO, and CAM blocks. The ESB includes input and output registers; the input registers synchronize writes, and the output registers can pipeline designs to improve system performance. The ESB offers a dual-port mode, which supports simultaneous reads and writes at two different clock frequencies. Figure 17 shows the ESB block diagram.





#### Implementing Logic in ROM

In addition to implementing logic with product terms, the ESB can implement logic functions when it is programmed with a read-only pattern during configuration, creating a large LUT. With LUTs, combinatorial functions are implemented by looking up the results, rather than by computing them. This implementation of combinatorial functions can be faster than using algorithms implemented in general logic, a performance advantage that is further enhanced by the fast access times of ESBs. The large capacity of ESBs enables designers to implement complex functions in one logic level without the routing delays associated with linked LEs or distributed RAM blocks. Parameterized functions such as LPM functions can take advantage of the ESB automatically. Further, the Quartus II software can implement portions of a design with ESBs where appropriate.

### **Programmable Speed/Power Control**

APEX 20K ESBs offer a high-speed mode that supports very fast operation on an ESB-by-ESB basis. When high speed is not required, this feature can be turned off to reduce the ESB's power dissipation by up to 50%. ESBs that run at low power incur a nominal timing delay adder. This Turbo Bit<sup>™</sup> option is available for ESBs that implement product-term logic or memory functions. An ESB that is not used will be powered down so that it does not consume DC current.

Designers can program each ESB in the APEX 20K device for either high-speed or low-power operation. As a result, speed-critical paths in the design can run at high speed, while the remaining paths operate at reduced power.

## I/O Structure

The APEX 20K IOE contains a bidirectional I/O buffer and a register that can be used either as an input register for external data requiring fast setup times, or as an output register for data requiring fast clock-to-output performance. IOEs can be used as input, output, or bidirectional pins. For fast bidirectional I/O timing, LE registers using local routing can improve setup times and OE timing. The Quartus II software Compiler uses the programmable inversion option to invert signals from the row and column interconnect automatically where appropriate. Because the APEX 20K IOE offers one output enable per pin, the Quartus II software Compiler can emulate open-drain operation efficiently.

The APEX 20K IOE includes programmable delays that can be activated to ensure zero hold times, minimum clock-to-output times, input IOE register-to-core register transfers, or core-to-output IOE register transfers. A path in which a pin directly drives a register may require the delay to ensure zero hold time, whereas a path in which a pin drives a register through combinatorial logic may not require the delay. APEX 20KE devices include an enhanced IOE, which drives the FastRow interconnect. The FastRow interconnect connects a column I/O pin directly to the LAB local interconnect within two MegaLAB structures. This feature provides fast setup times for pins that drive high fan-outs with complex logic, such as PCI designs. For fast bidirectional I/O timing, LE registers using local routing can improve setup times and OE timing. The APEX 20KE IOE also includes direct support for open-drain operation, giving faster clock-to-output for open-drain signals. Some programmable delays in the APEX 20KE IOE offer multiple levels of delay to fine-tune setup and hold time requirements. The Quartus II software compiler can set these delays automatically to minimize setup time while providing a zero hold time.

Table 11 describes the APEX 20KE programmable delays and their logic options in the Quartus II software.

Table 11. APEX 20KE Programmable Delay Chains				
Programmable Delays	Quartus II Logic Option			
Input Pin to Core Delay	Decrease input delay to internal cells			
Input Pin to Input Register Delay	Decrease input delay to input registers			
Core to Output Register Delay	Decrease input delay to output register			
Output Register <b>t<sub>CO</sub></b> Delay	Increase delay to output pin			
Clock Enable Delay	Increase clock enable delay			

The register in the APEX 20KE IOE can be programmed to power-up high or low after configuration is complete. If it is programmed to power-up low, an asynchronous clear can control the register. If it is programmed to power-up high, an asynchronous preset can control the register. Figure 26 shows how fast bidirectional I/O pins are implemented in APEX 20KE devices. This feature is useful for cases where the APEX 20KE device controls an active-low input or another device; it prevents inadvertent activation of the input upon power-up.

#### Figure 26. APEX 20KE Bidirectional I/O Registers N





#### Notes to Figure 26:

- (1) This programmable delay has four settings: off and three levels of delay.
- (2) The output enable and input registers are LE registers in the LAB adjacent to the bidirectional pin.

Each IOE drives a row, column, MegaLAB, or local interconnect when used as an input or bidirectional pin. A row IOE can drive a local, MegaLAB, row, and column interconnect; a column IOE can drive the column interconnect. Figure 27 shows how a row IOE connects to the interconnect.



#### Notes to Table 16:

- (1) To implement the ClockLock and ClockBoost circuitry with the Quartus II software, designers must specify the input frequency. The Quartus II software tunes the PLL in the ClockLock and ClockBoost circuitry to this frequency. The *f<sub>CLKDEV</sub>* parameter specifies how much the incoming clock can differ from the specified frequency during device operation. Simulation does not reflect this parameter.
- (2) Twenty-five thousand parts per million (PPM) equates to 2.5% of input clock period.
- (3) During device configuration, the ClockLock and ClockBoost circuitry is configured before the rest of the device. If the incoming clock is supplied during configuration, the ClockLock and ClockBoost circuitry locks during configuration because the t<sub>LOCK</sub> value is less than the time required for configuration.
- (4) The  $t_{IITTER}$  specification is measured under long-term observation.

Tables 17 and 18 summarize the ClockLock and ClockBoost parameters for APEX 20KE devices.

Table 17. APEX 20KE ClockLock & ClockBoost Parameters Note (1)							
Symbol	Parameter	Conditions	Min	Тур	Max	Unit	
t <sub>R</sub>	Input rise time				5	ns	
t <sub>F</sub>	Input fall time				5	ns	
t <sub>INDUTY</sub>	Input duty cycle		40		60	%	
t <sub>INJITTER</sub>	Input jitter peak-to-peak				2% of input period	peak-to- peak	
	Jitter on ClockLock or ClockBoost- generated clock				0.35% of output period	RMS	
t <sub>outduty</sub>	Duty cycle for ClockLock or ClockBoost-generated clock		45		55	%	
t <sub>LOCK</sub> <i>(2)<sub>,</sub> (3)</i>	Time required for ClockLock or ClockBoost to acquire lock				40	μs	

Table 18. A	Table 18. APEX 20KE Clock Input & Output Parameters (Part 1 of 2) Note (1)						
Symbol	Parameter	I/O Standard -1X Speed Grade		ed Grade	-2X Speed Grade		Units
			Min	Max	Min	Max	
f <sub>VCO</sub> (4)	Voltage controlled oscillator operating range		200	500	200	500	MHz
f <sub>CLOCK0</sub>	Clock0 PLL output frequency for internal use		1.5	335	1.5	200	MHz
f <sub>CLOCK1</sub>	Clock1 PLL output frequency for internal use		20	335	20	200	MHz
f <sub>CLOCK0_EXT</sub>	Output clock frequency for	3.3-V LVTTL	1.5	245	1.5	226	MHz
	external clock0 output	2.5-V LVTTL	1.5	234	1.5	221	MHz
		1.8-V LVTTL	1.5	223	1.5	216	MHz
		GTL+	1.5	205	1.5	193	MHz
		SSTL-2 Class I	1.5	158	1.5	157	MHz
		SSTL-2 Class II	1.5	142	1.5	142	MHz
		SSTL-3 Class I	1.5	166	1.5	162	MHz
		SSTL-3 Class II	1.5	149	1.5	146	MHz
		LVDS	1.5	420	1.5	350	MHz
f <sub>CLOCK1_EXT</sub>	Output clock frequency for	3.3-V LVTTL	20	245	20	226	MHz
	external clock1 output	2.5-V LVTTL	20	234	20	221	MHz
		1.8-V LVTTL	20	223	20	216	MHz
		GTL+	20	205	20	193	MHz
		SSTL-2 Class I	20	158	20	157	MHz
		SSTL-2 Class II	20	142	20	142	MHz
		SSTL-3 Class I	20	166	20	162	MHz
		SSTL-3 Class II	20	149	20	146	MHz
		LVDS	20	420	20	350	MHz

Table 22 shows the JTAG timing parameters and values for APEX 20K devices.

Symbol	Parameter	Min	Max	Unit	
t <sub>JCP</sub>	TCK clock period	100		ns	
t <sub>JCH</sub>	TCK clock high time	50		ns	
t <sub>JCL</sub>	TCK clock low time	50		ns	
t <sub>JPSU</sub>	JTAG port setup time	20		ns	
t <sub>JPH</sub>	JTAG port hold time	45		ns	
t <sub>JPCO</sub>	JTAG port clock to output		25	ns	
t <sub>JPZX</sub>	JTAG port high impedance to valid output		25	ns	
t <sub>JPXZ</sub>	JTAG port valid output to high impedance		25	ns	
t <sub>JSSU</sub>	Capture register setup time	20		ns	
t <sub>JSH</sub>	Capture register hold time	45		ns	
t <sub>JSCO</sub>	Update register clock to output		35	ns	
t <sub>JSZX</sub>	Update register high impedance to valid output		35	ns	
t <sub>JSXZ</sub>	Update register valid output to high impedance		35	ns	

Table 22. APEX 20K JTAG Timing Parameters & Values

For more information, see the following documents:

- Application Note 39 (IEEE Std. 1149.1 (JTAG) Boundary-Scan Testing in Altera Devices)
- Jam Programming & Test Language Specification

### **Generic Testing**

Each APEX 20K device is functionally tested. Complete testing of each configurable static random access memory (SRAM) bit and all logic functionality ensures 100% yield. AC test measurements for APEX 20K devices are made under conditions equivalent to those shown in Figure 32. Multiple test patterns can be used to configure devices during all stages of the production flow.

All specifications are always representative of worst-case supply voltage and junction temperature conditions. All output-pin-timing specifications are reported for maximum driver strength.

Figure 36 shows the  $f_{MAX}$  timing model for APEX 20K devices.



Figure 37 shows the  $f_{MAX}$  timing model for APEX 20KE devices. These parameters can be used to estimate  $f_{MAX}$  for multiple levels of logic. Quartus II software timing analysis should be used for more accurate timing information.

#### Note to Tables 32 and 33:

(1) These timing parameters are sample-tested only.

Tables 34 through 37 show APEX 20KE LE, ESB, routing, and functional timing microparameters for the  $f_{MAX}$  timing model.

Table 34. APEX 20KE LE Timing Microparameters			
Symbol	Parameter		
t <sub>SU</sub>	LE register setup time before clock		
t <sub>H</sub>	LE register hold time after clock		
t <sub>CO</sub>	LE register clock-to-output delay		
t <sub>LUT</sub>	LUT delay for data-in to data-out		

Table 35. APEX 20KE ESB Timing Microparameters			
Symbol	Parameter		
t <sub>ESBARC</sub>	ESB Asynchronous read cycle time		
t <sub>ESBSRC</sub>	ESB Synchronous read cycle time		
t <sub>ESBAWC</sub>	ESB Asynchronous write cycle time		
t <sub>ESBSWC</sub>	ESB Synchronous write cycle time		
t <sub>ESBWASU</sub>	ESB write address setup time with respect to WE		
t <sub>ESBWAH</sub>	ESB write address hold time with respect to WE		
t <sub>ESBWDSU</sub>	ESB data setup time with respect to WE		
t <sub>ESBWDH</sub>	ESB data hold time with respect to WE		
t <sub>ESBRASU</sub>	ESB read address setup time with respect to RE		
t <sub>ESBRAH</sub>	ESB read address hold time with respect to RE		
t <sub>ESBWESU</sub>	ESB WE setup time before clock when using input register		
t <sub>ESBWEH</sub>	ESB WE hold time after clock when using input register		
t <sub>ESBDATASU</sub>	ESB data setup time before clock when using input register		
t <sub>ESBDATAH</sub>	ESB data hold time after clock when using input register		
t <sub>ESBWADDRSU</sub>	ESB write address setup time before clock when using input		
	registers		
t <sub>ESBRADDRSU</sub>	ESB read address setup time before clock when using input		
	registers		
t <sub>ESBDATACO1</sub>	ESB clock-to-output delay when using output registers		
t <sub>ESBDATACO2</sub>	ESB clock-to-output delay without output registers		
t <sub>ESBDD</sub>	ESB data-in to data-out delay for RAM mode		
t <sub>PD</sub>	ESB Macrocell input to non-registered output		
<b>t</b> PTERMSU	ESB Macrocell register setup time before clock		
t <sub>PTEBMCO</sub>	ESB Macrocell register clock-to-output delay		

Table 36. APEX 20KE Routing Timing Microparameters   Note (1)				
Symbol	Parameter			
t <sub>F1-4</sub>	Fanout delay using Local Interconnect			
t <sub>F5-20</sub>	Fanout delay estimate using MegaLab Interconnect			
t <sub>F20+</sub>	Fanout delay estimate using FastTrack Interconnect			

#### Note to Table 36:

 These parameters are worst-case values for typical applications. Post-compilation timing simulation and timing analysis are required to determine actual worst-case performance.

Table 37. APEX ZUKE FUNCTIONAL LIMING MICROPARAMETERS			
Symbol	Parameter		
ТСН	Minimum clock high time from clock pin		
TCL	Minimum clock low time from clock pin		
TCLRP	LE clear Pulse Width		
TPREP	LE preset pulse width		
TESBCH	Clock high time for ESB		
TESBCL	Clock low time for ESB		
TESBWP	Write pulse width		
TESBRP	Read pulse width		

## Table 37. APEX 20KE Functional Timing Microparameters

Tables 38 and 39 describe the APEX 20KE external timing parameters.

Table 38. APEX 20KE External Timing Parameters Note (1)				
Symbol	Clock Parameter	Conditions		
t <sub>INSU</sub>	Setup time with global clock at IOE input register			
t <sub>INH</sub>	Hold time with global clock at IOE input register			
t <sub>оитсо</sub>	Clock-to-output delay with global clock at IOE output register	C1 = 10 pF		
t <sub>INSUPLL</sub>	Setup time with PLL clock at IOE input register			
t <sub>INHPLL</sub>	Hold time with PLL clock at IOE input register			
t <sub>OUTCOPLL</sub>	Clock-to-output delay with PLL clock at IOE output register	C1 = 10 pF		

Table 39. APEX 20KE External Bidirectional Timing Parameters   Note (1)				
Symbol	Parameter	Conditions		
t <sub>INSUBIDIR</sub>	Setup time for bidirectional pins with global clock at LAB adjacent Input Register			
t <sub>INHBIDIR</sub>	Hold time for bidirectional pins with global clock at LAB adjacent Input Register			
<sup>t</sup> OUTCOBIDIR	Clock-to-output delay for bidirectional pins with global clock at IOE output register	C1 = 10 pF		
t <sub>XZBIDIR</sub>	Synchronous Output Enable Register to output buffer disable delay	C1 = 10 pF		
t <sub>ZXBIDIR</sub>	Synchronous Output Enable Register output buffer enable delay	C1 = 10 pF		
t <sub>INSUBIDIRPLL</sub>	Setup time for bidirectional pins with PLL clock at LAB adjacent Input Register			
t <sub>INHBIDIRPLL</sub>	Hold time for bidirectional pins with PLL clock at LAB adjacent Input Register			
<sup>t</sup> OUTCOBIDIRPLL	Clock-to-output delay for bidirectional pins with PLL clock at IOE output register	C1 = 10 pF		
t <sub>XZBIDIRPLL</sub>	Synchronous Output Enable Register to output buffer disable delay with PLL	C1 = 10 pF		
t <sub>ZXBIDIRPLL</sub>	Synchronous Output Enable Register output buffer enable delay with PLL	C1 = 10 pF		

#### Note to Tables 38 and 39:

Г

(1) These timing parameters are sample-tested only.

Tables 40 through 42 show the  $f_{MAX}$  timing parameters for EP20K100, EP20K200, and EP20K400 APEX 20K devices.

Symbol	-1 Snee	d Grade	-2 Snee	-2 Sneed Grade		-3 Sneed Grade	
oymbol			2 0000		0 0000		
	Min	Max	Min	Max	Min	Max	
t <sub>SU</sub>	0.5		0.6		0.8		ns
t <sub>H</sub>	0.7		0.8		1.0		ns
t <sub>co</sub>		0.3		0.4		0.5	ns
t <sub>LUT</sub>		0.8		1.0		1.3	ns
t <sub>ESBRC</sub>		1.7		2.1		2.4	ns
t <sub>ESBWC</sub>		5.7		6.9		8.1	ns
t <sub>ESBWESU</sub>	3.3		3.9		4.6		ns
t <sub>ESBDATASU</sub>	2.2		2.7		3.1		ns
t <sub>ESBDATAH</sub>	0.6		0.8		0.9		ns
t <sub>ESBADDRSU</sub>	2.4		2.9		3.3		ns
t <sub>ESBDATACO1</sub>		1.3		1.6		1.8	ns
t <sub>ESBDATACO2</sub>		2.6		3.1		3.6	ns
t <sub>ESBDD</sub>		2.5		3.3		3.6	ns
t <sub>PD</sub>		2.5		3.0		3.6	ns
t <sub>PTERMSU</sub>	2.3		2.6		3.2		ns
t <sub>PTERMCO</sub>		1.5		1.8		2.1	ns
t <sub>F1-4</sub>		0.5		0.6		0.7	ns
t <sub>F5-20</sub>		1.6		1.7		1.8	ns
t <sub>F20+</sub>		2.2		2.2		2.3	ns
t <sub>CH</sub>	2.0		2.5		3.0		ns
t <sub>CL</sub>	2.0		2.5		3.0		ns
t <sub>CLRP</sub>	0.3		0.4		0.4		ns
t <sub>PREP</sub>	0.5		0.5		0.5		ns
t <sub>ESBCH</sub>	2.0		2.5		3.0		ns
t <sub>ESBCL</sub>	2.0		2.5		3.0		ns
t <sub>ESBWP</sub>	1.6		1.9		2.2		ns
t <sub>ESBRP</sub>	1.0		1.3		1.4		ns

Table 64. EP20K100E Minimum Pulse Width Timing Parameters										
Symbol	-	-1		-2		-3				
	Min	Max	Min	Max	Min	Max				
t <sub>CH</sub>	2.00		2.00		2.00		ns			
t <sub>CL</sub>	2.00		2.00		2.00		ns			
t <sub>CLRP</sub>	0.20		0.20		0.20		ns			
t <sub>PREP</sub>	0.20		0.20		0.20		ns			
t <sub>ESBCH</sub>	2.00		2.00		2.00		ns			
t <sub>ESBCL</sub>	2.00		2.00		2.00		ns			
t <sub>ESBWP</sub>	1.29		1.53		1.66		ns			
t <sub>ESBRP</sub>	1.11		1.29		1.41		ns			

Table 65. EP20K100E External Timing Parameters											
Symbol	-	1	-2		-3		Unit				
	Min	Max	Min	Max	Min	Max					
t <sub>INSU</sub>	2.23		2.32		2.43		ns				
t <sub>INH</sub>	0.00		0.00		0.00		ns				
t <sub>outco</sub>	2.00	4.86	2.00	5.35	2.00	5.84	ns				
t <sub>INSUPLL</sub>	1.58		1.66		-		ns				
t <sub>INHPLL</sub>	0.00		0.00		-		ns				
t <sub>outcopll</sub>	0.50	2.96	0.50	3.29	-	-	ns				

Table 66. EP20K100E External Bidirectional Timing Parameters										
Symbol	-1		-	2	-3		Unit			
	Min	Max	Min	Max	Min	Max				
t <sub>insubidir</sub>	2.74		2.96		3.19		ns			
t <sub>inhbidir</sub>	0.00		0.00		0.00		ns			
t <sub>outcobidir</sub>	2.00	4.86	2.00	5.35	2.00	5.84	ns			
t <sub>XZBIDIR</sub>		5.00		5.48		5.89	ns			
t <sub>ZXBIDIR</sub>		5.00		5.48		5.89	ns			
t <sub>insubidirpll</sub>	4.64		5.03		-		ns			
t <sub>inhbidirpll</sub>	0.00		0.00		-		ns			
t <sub>outcobidirpll</sub>	0.50	2.96	0.50	3.29	-	-	ns			
t <sub>xzbidirpll</sub>		3.10		3.42		-	ns			
t <sub>ZXBIDIRPLL</sub>		3.10		3.42		-	ns			

#### APEX 20K Programmable Logic Device Family Data Sheet

Table 87. EP20K400E f <sub>MAX</sub> Routing Delays										
Symbol	-1 Spe	ed Grade	-2 Spe	-2 Speed Grade		-3 Speed Grade				
	Min	Max	Min	Max	Min	Max				
t <sub>F1-4</sub>		0.25		0.25		0.26	ns			
t <sub>F5-20</sub>		1.01		1.12		1.25	ns			
t <sub>F20+</sub>		3.71		3.92		4.17	ns			

Symbol	-1 Spee	-1 Speed Grade		-2 Speed Grade		-3 Speed Grade	
	Min	Max	Min	Max	Min	Max	
t <sub>CH</sub>	1.36		2.22		2.35		ns
t <sub>CL</sub>	1.36		2.26		2.35		ns
t <sub>CLRP</sub>	0.18		0.18		0.19		ns
t <sub>PREP</sub>	0.18		0.18		0.19		ns
t <sub>ESBCH</sub>	1.36		2.26		2.35		ns
t <sub>ESBCL</sub>	1.36		2.26		2.35		ns
t <sub>ESBWP</sub>	1.17		1.38		1.56		ns
t <sub>ESBRP</sub>	0.94		1.09		1.25		ns

Table 89. EP20K400E External Timing Parameters											
Symbol	ol -1 Speed Grade		-2 Speed Grade		-3 Speed Grade		Unit				
	Min	Max	Min	Max	Min	Max					
t <sub>INSU</sub>	2.51		2.64		2.77		ns				
t <sub>INH</sub>	0.00		0.00		0.00		ns				
t <sub>outco</sub>	2.00	5.25	2.00	5.79	2.00	6.32	ns				
t <sub>insupll</sub>	3.221		3.38		-		ns				
t <sub>INHPLL</sub>	0.00		0.00		-		ns				
t <sub>outcopll</sub>	0.50	2.25	0.50	2.45	-	-	ns				

Г

### Version 4.1

APEX 20K Programmable Logic Device Family Data Sheet version 4.1 contains the following changes:

- *t*<sub>ESBWEH</sub> added to Figure 37 and Tables 35, 50, 56, 62, 68, 74, 86, 92, 97, and 104.
- Updated EP20K300E device internal and external timing numbers in Tables 79 through 84.