

Welcome to **E-XFL.COM** 

## Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Obsolete
Number of LABs/CLBs	416
Number of Logic Elements/Cells	4160
Total RAM Bits	53248
Number of I/O	159
Number of Gates	263000
Voltage - Supply	2.375V ~ 2.625V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	208-BFQFP
Supplier Device Package	208-PQFP (28x28)
Purchase URL	https://www.e-xfl.com/pro/item?MUrl=&PartUrl=ep20k100qc208-2x

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

- Windows-based PCs, Sun SPARCstations, and HP 9000 Series 700/800 workstations
- Altera MegaCore® functions and Altera Megafunction Partners Program (AMPP<sup>SM</sup>) megafunctions
- NativeLink<sup>TM</sup> integration with popular synthesis, simulation, and timing analysis tools
- Quartus II SignalTap<sup>®</sup> embedded logic analyzer simplifies in-system design evaluation by giving access to internal nodes during device operation
- Supports popular revision-control software packages including PVCS, Revision Control System (RCS), and Source Code Control System (SCCS)


Device	144-Pin TQFP	208-Pin PQFP RQFP	240-Pin PQFP RQFP	356-Pin BGA	652-Pin BGA	655-Pin PGA
EP20K30E	92	125				
EP20K60E	92	148	151	196		
EP20K100	101	159	189	252		
EP20K100E	92	151	183	246		
EP20K160E	88	143	175	271		
EP20K200		144	174	277		
EP20K200E		136	168	271	376	
EP20K300E			152		408	
EP20K400					502	502
EP20K400E					488	
EP20K600E					488	
EP20K1000E					488	
EP20K1500E					488	

### **Logic Array Block**

Each LAB consists of 10 LEs, the LEs' associated carry and cascade chains, LAB control signals, and the local interconnect. The local interconnect transfers signals between LEs in the same or adjacent LABs, IOEs, or ESBs. The Quartus II Compiler places associated logic within an LAB or adjacent LABs, allowing the use of a fast local interconnect for high performance. Figure 3 shows the APEX 20K LAB.

APEX 20K devices use an interleaved LAB structure. This structure allows each LE to drive two local interconnect areas. This feature minimizes use of the MegaLAB and FastTrack interconnect, providing higher performance and flexibility. Each LE can drive 29 other LEs through the fast local interconnect.





Altera Corporation 11

can drive two local interconnect areas.

The counter mode uses two three-input LUTs: one generates the counter data, and the other generates the fast carry bit. A 2-to-1 multiplexer provides synchronous loading, and another AND gate provides synchronous clearing. If the cascade function is used by an LE in counter mode, the synchronous clear or load overrides any signal carried on the cascade chain. The synchronous clear overrides the synchronous load. LEs in arithmetic mode can drive out registered and unregistered versions of the LUT output.

### Clear & Preset Logic Control

Logic for the register's clear and preset signals is controlled by LAB-wide signals. The LE directly supports an asynchronous clear function. The Quartus II software Compiler can use a NoT-gate push-back technique to emulate an asynchronous preset. Moreover, the Quartus II software Compiler can use a programmable NoT-gate push-back technique to emulate simultaneous preset and clear or asynchronous load. However, this technique uses three additional LEs per register. All emulation is performed automatically when the design is compiled. Registers that emulate simultaneous preset and load will enter an unknown state upon power-up or when the chip-wide reset is asserted.

In addition to the two clear and preset modes, APEX 20K devices provide a chip-wide reset pin (DEV\_CLRn) that resets all registers in the device. Use of this pin is controlled through an option in the Quartus II software that is set before compilation. The chip-wide reset overrides all other control signals. Registers using an asynchronous preset are preset when the chip-wide reset is asserted; this effect results from the inversion technique used to implement the asynchronous preset.

### FastTrack Interconnect

In the APEX 20K architecture, connections between LEs, ESBs, and I/O pins are provided by the FastTrack Interconnect. The FastTrack Interconnect is a series of continuous horizontal and vertical routing channels that traverse the device. This global routing structure provides predictable performance, even in complex designs. In contrast, the segmented routing in FPGAs requires switch matrices to connect a variable number of routing paths, increasing the delays between logic resources and reducing performance.

The FastTrack Interconnect consists of row and column interconnect channels that span the entire device. The row interconnect routes signals throughout a row of MegaLAB structures; the column interconnect routes signals throughout a column of MegaLAB structures. When using the row and column interconnect, an LE, IOE, or ESB can drive any other LE, IOE, or ESB in a device. See Figure 9.




Figure 18. Deep Memory Block Implemented with Multiple ESBs

The ESB implements two forms of dual-port memory: read/write clock mode and input/output clock mode. The ESB can also be used for bidirectional, dual-port memory applications in which two ports read or write simultaneously. To implement this type of dual-port memory, two or four ESBs are used to support two simultaneous reads or writes. This functionality is shown in Figure 19.





Figure 19. APEX 20K ESB Implementing Dual-Port RAM

Figure 23. APEX 20KE CAM Block Diagram



CAM can be used in any application requiring high-speed searches, such as networking, communications, data compression, and cache management.

The APEX 20KE on-chip CAM provides faster system performance than traditional discrete CAM. Integrating CAM and logic into the APEX 20KE device eliminates off-chip and on-chip delays, improving system performance.

When in CAM mode, the ESB implements 32-word, 32-bit CAM. Wider or deeper CAM can be implemented by combining multiple CAMs with some ancillary logic implemented in LEs. The Quartus II software combines ESBs and LEs automatically to create larger CAMs.

CAM supports writing "don't care" bits into words of the memory. The "don't-care" bit can be used as a mask for CAM comparisons; any bit set to "don't-care" has no effect on matches.

The output of the CAM can be encoded or unencoded. When encoded, the ESB outputs an encoded address of the data's location. For instance, if the data is located in address 12, the ESB output is 12. When unencoded, the ESB uses its 16 outputs to show the location of the data over two clock cycles. In this case, if the data is located in address 12, the 12th output line goes high. When using unencoded outputs, two clock cycles are required to read the output because a 16-bit output bus is used to show the status of 32 words.

The encoded output is better suited for designs that ensure duplicate data is not written into the CAM. If duplicate data is written into two locations, the CAM's output will be incorrect. If the CAM may contain duplicate data, the unencoded output is a better solution; CAM with unencoded outputs can distinguish multiple data locations.

CAM can be pre-loaded with data during configuration, or it can be written during system operation. In most cases, two clock cycles are required to write each word into CAM. When "don't-care" bits are used, a third clock cycle is required.

### Implementing Logic in ROM

In addition to implementing logic with product terms, the ESB can implement logic functions when it is programmed with a read-only pattern during configuration, creating a large LUT. With LUTs, combinatorial functions are implemented by looking up the results, rather than by computing them. This implementation of combinatorial functions can be faster than using algorithms implemented in general logic, a performance advantage that is further enhanced by the fast access times of ESBs. The large capacity of ESBs enables designers to implement complex functions in one logic level without the routing delays associated with linked LEs or distributed RAM blocks. Parameterized functions such as LPM functions can take advantage of the ESB automatically. Further, the Quartus II software can implement portions of a design with ESBs where appropriate.

### **Programmable Speed/Power Control**

APEX 20K ESBs offer a high-speed mode that supports very fast operation on an ESB-by-ESB basis. When high speed is not required, this feature can be turned off to reduce the ESB's power dissipation by up to 50%. ESBs that run at low power incur a nominal timing delay adder. This Turbo Bit<sup>TM</sup> option is available for ESBs that implement product-term logic or memory functions. An ESB that is not used will be powered down so that it does not consume DC current.

Designers can program each ESB in the APEX 20K device for either high-speed or low-power operation. As a result, speed-critical paths in the design can run at high speed, while the remaining paths operate at reduced power.

## I/O Structure

The APEX 20K IOE contains a bidirectional I/O buffer and a register that can be used either as an input register for external data requiring fast setup times, or as an output register for data requiring fast clock-to-output performance. IOEs can be used as input, output, or bidirectional pins. For fast bidirectional I/O timing, LE registers using local routing can improve setup times and OE timing. The Quartus II software Compiler uses the programmable inversion option to invert signals from the row and column interconnect automatically where appropriate. Because the APEX 20K IOE offers one output enable per pin, the Quartus II software Compiler can emulate open-drain operation efficiently.

The APEX 20K IOE includes programmable delays that can be activated to ensure zero hold times, minimum clock-to-output times, input IOE register-to-core register transfers, or core-to-output IOE register transfers. A path in which a pin directly drives a register may require the delay to ensure zero hold time, whereas a path in which a pin drives a register through combinatorial logic may not require the delay.

### Advanced I/O Standard Support

APEX 20KE IOEs support the following I/O standards: LVTTL, LVCMOS, 1.8-V I/O, 2.5-V I/O, 3.3-V PCI, PCI-X, 3.3-V AGP, LVDS, LVPECL, GTL+, CTT, HSTL Class I, SSTL-3 Class I and II, and SSTL-2 Class I and II.



For more information on I/O standards supported by APEX 20KE devices, see *Application Note 117 (Using Selectable I/O Standards in Altera Devices)*.

The APEX 20KE device contains eight I/O banks. In QFP packages, the banks are linked to form four I/O banks. The I/O banks directly support all standards except LVDS and LVPECL. All I/O banks can support LVDS and LVPECL with the addition of external resistors. In addition, one block within a bank contains circuitry to support high-speed True-LVDS and LVPECL inputs, and another block within a particular bank supports high-speed True-LVDS and LVPECL outputs. The LVDS blocks support all of the I/O standards. Each I/O bank has its own VCCIO pins. A single device can support 1.8-V, 2.5-V, and 3.3-V interfaces; each bank can support a different standard independently. Each bank can also use a separate V<sub>REF</sub> level so that each bank can support any of the terminated standards (such as SSTL-3) independently. Within a bank, any one of the terminated standards can be supported. EP20K300E and larger APEX 20KE devices support the LVDS interface for data pins (smaller devices support LVDS clock pins, but not data pins). All EP20K300E and larger devices support the LVDS interface for data pins up to 155 Mbit per channel; EP20K400E devices and larger with an X-suffix on the ordering code add a serializer/deserializer circuit and PLL for higher-speed support.

Each bank can support multiple standards with the same VCCIO for output pins. Each bank can support one voltage-referenced I/O standard, but it can support multiple I/O standards with the same VCCIO voltage level. For example, when VCCIO is 3.3 V, a bank can support LVTTL, LVCMOS, 3.3-V PCI, and SSTL-3 for inputs and outputs.

When the LVDS banks are not used as LVDS I/O banks, they support all of the other I/O standards. Figure 29 shows the arrangement of the APEX 20KE I/O banks.

Under hot socketing conditions, APEX 20KE devices will not sustain any damage, but the I/O pins will drive out.

## MultiVolt I/O Interface

The APEX device architecture supports the MultiVolt I/O interface feature, which allows APEX devices in all packages to interface with systems of different supply voltages. The devices have one set of VCC pins for internal operation and input buffers (VCCINT), and another set for I/O output drivers (VCCIO).

The APEX 20K VCCINT pins must always be connected to a 2.5 V power supply. With a 2.5-V  $V_{CCINT}$  level, input pins are 2.5-V, 3.3-V, and 5.0-V tolerant. The VCCIO pins can be connected to either a 2.5-V or 3.3-V power supply, depending on the output requirements. When VCCIO pins are connected to a 2.5-V power supply, the output levels are compatible with 2.5-V systems. When the VCCIO pins are connected to a 3.3-V power supply, the output high is 3.3 V and is compatible with 3.3-V or 5.0-V systems.

Table 12. 5.0-V Tolerant APEX 20K MultiVolt I/O Support									
V <sub>CCIO</sub> (V)	In	put Signals	Outp	ut Signals	(V)				
	2.5	3.3	5.0	2.5	3.3	5.0			
2.5	✓	<b>√</b> (1)	<b>√</b> (1)	✓					
3.3	<b>✓</b>	✓	<b>√</b> (1)	<b>√</b> (2)	✓	<b>✓</b>			

#### Notes to Table 12:

- (1) The PCI clamping diode must be disabled to drive an input with voltages higher than  $V_{\text{CCIO}}$ .
- (2) When  $V_{\rm CCIO}$  = 3.3 V, an APEX 20K device can drive a 2.5-V device with 3.3-V tolerant inputs.

Open-drain output pins on 5.0-V tolerant APEX 20K devices (with a pull-up resistor to the 5.0-V supply) can drive 5.0-V CMOS input pins that require a  $V_{\rm IH}$  of 3.5 V. When the pin is inactive, the trace will be pulled up to 5.0 V by the resistor. The open-drain pin will only drive low or tri-state; it will never drive high. The rise time is dependent on the value of the pull-up resistor and load impedance. The  $I_{\rm OL}$  current specification should be considered when selecting a pull-up resistor.

Symbol	Parameter	Min	Max	Unit
t <sub>SKEW</sub>	Skew delay between related ClockLock/ClockBoost-generated clocks		500	ps
t <sub>JITTER</sub>	Jitter on ClockLock/ClockBoost-generated clock (5)		200	ps
t <sub>INCLKSTB</sub>	Input clock stability (measured between adjacent clocks)		50	ps

#### Notes to Table 15:

- (1) The PLL input frequency range for the EP20K100-1X device for 1x multiplication is 25 MHz to 175 MHz.
- (2) All input clock specifications must be met. The PLL may not lock onto an incoming clock if the clock specifications are not met, creating an erroneous clock within the device.
- (3) During device configuration, the ClockLock and ClockBoost circuitry is configured first. If the incoming clock is supplied during configuration, the ClockLock and ClockBoost circuitry locks during configuration, because the lock time is less than the configuration time.
- (4) The jitter specification is measured under long-term observation.
- (5) If the input clock stability is 100 ps,  $t_{JITTER}$  is 250 ps.

Table 16 summarizes the APEX 20K ClockLock and ClockBoost parameters for -2 speed grade devices.

Symbol	Parameter	Min	Max	Unit	
f <sub>OUT</sub>	Output frequency	25	170	MHz	
f <sub>CLK1</sub>	Input clock frequency (ClockBoost clock multiplication factor equals 1)	25	170	MHz	
f <sub>CLK2</sub>	Input clock frequency (ClockBoost clock multiplication factor equals 2)	16	80	MHz	
f <sub>CLK4</sub>	Input clock frequency (ClockBoost clock multiplication factor equals 4)	10	34	MHz	
toutduty	Duty cycle for ClockLock/ClockBoost-generated clock	40	60	%	
f <sub>CLKDEV</sub>	Input deviation from user specification in the Quartus II software (ClockBoost clock multiplication factor equals one) (1)		25,000 (2)	PPM	
t <sub>R</sub>	Input rise time		5	ns	
t <sub>F</sub>	Input fall time		5	ns	
t <sub>LOCK</sub>	Time required for ClockLock/ ClockBoost to acquire lock (3)		10	μs	
t <sub>SKEW</sub>	Skew delay between related ClockLock/ ClockBoost- generated clock	500	500	ps	
t <sub>JITTER</sub>	Jitter on ClockLock/ ClockBoost-generated clock (4)		200	ps	
t <sub>INCLKSTB</sub>	Input clock stability (measured between adjacent clocks)		50	ps	

Symbol	Parameter	I/O Standard	-1X Speed Grade		-2X Speed Grade		Units
			Min	Max	Min	Max	
f <sub>VCO</sub> (4)	Voltage controlled oscillator operating range		200	500	200	500	MHz
f <sub>CLOCK0</sub>	Clock0 PLL output frequency for internal use		1.5	335	1.5	200	MHz
f <sub>CLOCK1</sub>	Clock1 PLL output frequency for internal use		20	335	20	200	MHz
f <sub>CLOCK0_EXT</sub>	Output clock frequency for	3.3-V LVTTL	1.5	245	1.5	226	MHz
	external clock0 output	2.5-V LVTTL	1.5	234	1.5	221	MHz
		1.8-V LVTTL	1.5	223	1.5	216	MHz
		GTL+	1.5	205	1.5	193	MHz
		SSTL-2 Class	1.5	158	1.5	157	MHz
		SSTL-2 Class	1.5	142	1.5	142	MHz
		SSTL-3 Class	1.5	166	1.5	162	MHz
		SSTL-3 Class	1.5	149	1.5	146	MHz
		LVDS	1.5	420	1.5	350	MHz
CLOCKI LXII .	Output clock frequency for	3.3-V LVTTL	20	245	20	226	MHz
	external clock1 output	2.5-V LVTTL	20	234	20	221	MHz
		1.8-V LVTTL	20	223	20	216	MHz
		GTL+	20	205	20	193	MHz
		SSTL-2 Class	20	158	20	157	MHz
		SSTL-2 Class	20	142	20	142	MHz
		SSTL-3 Class	20	166	20	162	MHz
		SSTL-3 Class	20	149	20	146	MHz
		LVDS	20	420	20	350	MHz

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V <sub>OL</sub>	3.3-V low-level TTL output voltage	I <sub>OL</sub> = 12 mA DC, V <sub>CCIO</sub> = 3.00 V (11)			0.45	V
	3.3-V low-level CMOS output voltage	I <sub>OL</sub> = 0.1 mA DC, V <sub>CCIO</sub> = 3.00 V (11)			0.2	V
	3.3-V low-level PCI output voltage	I <sub>OL</sub> = 1.5 mA DC, V <sub>CCIO</sub> = 3.00 to 3.60 V (11)			0.1 × V <sub>CCIO</sub>	V
	2.5-V low-level output voltage	I <sub>OL</sub> = 0.1 mA DC, V <sub>CCIO</sub> = 2.30 V (11)			0.2	٧
		I <sub>OL</sub> = 1 mA DC, V <sub>CCIO</sub> = 2.30 V (11)			0.4	٧
	I <sub>OL</sub> = 2 mA DC, V <sub>CCIO</sub> = 2.30 V (11)			0.7	٧	
I <sub>I</sub>	Input pin leakage current	$V_1 = 5.75 \text{ to } -0.5 \text{ V}$	-10		10	μΑ
I <sub>OZ</sub>	Tri-stated I/O pin leakage current	$V_O = 5.75 \text{ to } -0.5 \text{ V}$	-10		10	μΑ
I <sub>CC0</sub>	V <sub>CC</sub> supply current (standby) (All ESBs in power-down mode)	V <sub>I</sub> = ground, no load, no toggling inputs, -1 speed grade (12)		10		mA
		V <sub>I</sub> = ground, no load, no toggling inputs, -2, -3 speed grades (12)		5		mA
R <sub>CONF</sub>	Value of I/O pin pull-up resistor	V <sub>CCIO</sub> = 3.0 V (13)	20		50	W
	before and during configuration	V <sub>CCIO</sub> = 2.375 V (13)	30		80	W


Table 2	Table 26. APEX 20K 5.0-V Tolerant Device CapacitanceNotes (2), (14)						
Symbol	Parameter	Conditions	Min	Max	Unit		
C <sub>IN</sub>	Input capacitance	V <sub>IN</sub> = 0 V, f = 1.0 MHz		8	pF		
C <sub>INCLK</sub>	Input capacitance on dedicated clock pin	V <sub>IN</sub> = 0 V, f = 1.0 MHz		12	pF		
C <sub>OUT</sub>	Output capacitance	V <sub>OUT</sub> = 0 V, f = 1.0 MHz		8	pF		

#### Notes to Tables 23 through 26:

- (1) See the Operating Requirements for Altera Devices Data Sheet.
- (2) All APEX 20K devices are 5.0-V tolerant.
- (3) Minimum DC input is -0.5 V. During transitions, the inputs may undershoot to -2.0 V or overshoot to 5.75 V for input currents less than 100 mA and periods shorter than 20 ns.
- (4) Numbers in parentheses are for industrial-temperature-range devices.
- (5) Maximum  $V_{CC}$  rise time is 100 ms, and  $V_{CC}$  must rise monotonically.
- (6) All pins, including dedicated inputs, clock I/O, and JTAG pins, may be driven before V<sub>CCINT</sub> and V<sub>CCIO</sub> are powered.
- (7) Typical values are for  $T_A = 25^{\circ}$  C,  $V_{CCINT} = 2.5$  V, and  $V_{CCIO} = 2.5$  or 3.3 V.
- (8) These values are specified in the APEX 20K device recommended operating conditions, shown in Table 26 on page 62.
- (9) The APEX 20K input buffers are compatible with 2.5-V and 3.3-V (LVTTL and LVCMOS) signals. Additionally, the input buffers are 3.3-V PCI compliant when V<sub>CCIO</sub> and V<sub>CCINT</sub> meet the relationship shown in Figure 33 on page 68.
- (10) The I<sub>OH</sub> parameter refers to high-level TTL, PCI or CMOS output current.
- (11) The I<sub>OL</sub> parameter refers to low-level TTL, PCI, or CMOS output current. This parameter applies to open-drain pins as well as output pins.
- (12) This value is specified for normal device operation. The value may vary during power-up.
- (13) Pin pull-up resistance values will be lower if an external source drives the pin higher than V<sub>CCIO</sub>.
- (14) Capacitance is sample-tested only.

Tables 27 through 30 provide information on absolute maximum ratings, recommended operating conditions, DC operating conditions, and capacitance for 1.8-V APEX 20KE devices.

Table 2	Table 27. APEX 20KE Device Absolute Maximum Ratings Note (1)							
Symbol	Parameter	Conditions	Min	Max	Unit			
V <sub>CCINT</sub>	Supply voltage	With respect to ground (2)	-0.5	2.5	٧			
$V_{CCIO}$			-0.5	4.6	٧			
VI	DC input voltage		-0.5	4.6	٧			
I <sub>OUT</sub>	DC output current, per pin		-25	25	mA			
T <sub>STG</sub>	Storage temperature	No bias	-65	150	°C			
T <sub>AMB</sub>	Ambient temperature	Under bias	-65	135	° C			
TJ	Junction temperature	PQFP, RQFP, TQFP, and BGA packages, under bias		135	° C			
		Ceramic PGA packages, under bias		150	°C			



8

4 2

0.5

Figure 35 shows the output drive characteristics of APEX 20KE devices.

Note to Figure 35:

(1) These are transient (AC) currents.

## **Timing Model**

The high-performance FastTrack and MegaLAB interconnect routing resources ensure predictable performance, accurate simulation, and accurate timing analysis. This predictable performance contrasts with that of FPGAs, which use a segmented connection scheme and therefore have unpredictable performance.

Vo Output Voltage (V)

IOH

2.0

Symbol	-1 Speed Grade		-2 Speed Grade		-3 Spee	Units	
	Min	Max	Min	Max	Min	Max	
t <sub>SU</sub>	0.1		0.3		0.6		ns
t <sub>H</sub>	0.5		0.8		0.9		ns
t <sub>CO</sub>		0.1		0.4		0.6	ns
t <sub>LUT</sub>		1.0		1.2		1.4	ns
t <sub>ESBRC</sub>		1.7		2.1		2.4	ns
t <sub>ESBWC</sub>		5.7		6.9		8.1	ns
t <sub>ESBWESU</sub>	3.3		3.9		4.6		ns
t <sub>ESBDATASU</sub>	2.2		2.7		3.1		ns
t <sub>ESBDATAH</sub>	0.6		0.8		0.9		ns
t <sub>ESBADDRSU</sub>	2.4		2.9		3.3		ns
t <sub>ESBDATACO1</sub>		1.3		1.6		1.8	ns
t <sub>ESBDATACO2</sub>		2.5		3.1		3.6	ns
t <sub>ESBDD</sub>		2.5		3.3		3.6	ns
t <sub>PD</sub>		2.5		3.1		3.6	ns
t <sub>PTERMSU</sub>	1.7		2.1		2.4		ns
t <sub>PTERMCO</sub>		1.0		1.2		1.4	ns
t <sub>F1-4</sub>		0.4		0.5		0.6	ns
t <sub>F5-20</sub>		2.6		2.8		2.9	ns
t <sub>F20+</sub>		3.7		3.8		3.9	ns
t <sub>CH</sub>	2.0		2.5		3.0		ns
t <sub>CL</sub>	2.0		2.5		3.0		ns
t <sub>CLRP</sub>	0.5		0.6		0.8		ns
t <sub>PREP</sub>	0.5		0.5		0.5		ns
t <sub>ESBCH</sub>	2.0		2.5		3.0		ns
t <sub>ESBCL</sub>	2.0		2.5		3.0		ns
t <sub>ESBWP</sub>	1.5		1.9		2.2		ns
t <sub>ESBRP</sub>	1.0		1.2		1.4		ns

Tables 43 through 48 show the I/O external and external bidirectional timing parameter values for EP20K100, EP20K200, and EP20K400 APEX 20K devices.

Symbol	-1		-2		-3		Unit
	Min	Max	Min	Max	Min	Max	
t <sub>CH</sub>	2.00		2.00		2.00		ns
t <sub>CL</sub>	2.00		2.00		2.00		ns
t <sub>CLRP</sub>	0.20		0.20		0.20		ns
t <sub>PREP</sub>	0.20		0.20		0.20		ns
t <sub>ESBCH</sub>	2.00		2.00		2.00		ns
t <sub>ESBCL</sub>	2.00		2.00		2.00		ns
t <sub>ESBWP</sub>	1.29		1.53		1.66		ns
t <sub>ESBRP</sub>	1.11		1.29		1.41		ns

Symbol	-1		-2		-3		Unit
	Min	Max	Min	Max	Min	Max	
t <sub>INSU</sub>	2.23		2.32		2.43		ns
t <sub>INH</sub>	0.00		0.00		0.00		ns
t <sub>outco</sub>	2.00	4.86	2.00	5.35	2.00	5.84	ns
t <sub>INSUPLL</sub>	1.58		1.66		-		ns
t <sub>INHPLL</sub>	0.00		0.00		=		ns
t <sub>OUTCOPLL</sub>	0.50	2.96	0.50	3.29	-	-	ns

Symbol	-1		-2		-3		Unit
	Min	Max	Min	Max	Min	Max	1
t <sub>INSUBIDIR</sub>	2.74		2.96		3.19		ns
t <sub>INHBIDIR</sub>	0.00		0.00		0.00		ns
t <sub>OUTCOBIDIR</sub>	2.00	4.86	2.00	5.35	2.00	5.84	ns
t <sub>XZBIDIR</sub>		5.00		5.48		5.89	ns
t <sub>ZXBIDIR</sub>		5.00		5.48		5.89	ns
t <sub>INSUBIDIRPLL</sub>	4.64		5.03		-		ns
t <sub>INHBIDIRPLL</sub>	0.00		0.00		-		ns
t <sub>OUTCOBIDIRPLL</sub>	0.50	2.96	0.50	3.29	-	-	ns
t <sub>XZBIDIRPLL</sub>		3.10		3.42		-	ns
tzxbidirpll		3.10		3.42		-	ns

Symbol	-1		-2		-3		Unit
	Min	Max	Min	Max	Min	Max	
t <sub>ESBARC</sub>		1.68		2.06		2.24	ns
t <sub>ESBSRC</sub>		2.27		2.77		3.18	ns
t <sub>ESBAWC</sub>		3.10		3.86		4.50	ns
t <sub>ESBSWC</sub>		2.90		3.67		4.21	ns
t <sub>ESBWASU</sub>	0.55		0.67		0.74		ns
t <sub>ESBWAH</sub>	0.36		0.46		0.48		ns
t <sub>ESBWDSU</sub>	0.69		0.83		0.95		ns
t <sub>ESBWDH</sub>	0.36		0.46		0.48		ns
t <sub>ESBRASU</sub>	1.61		1.90		2.09		ns
t <sub>ESBRAH</sub>	0.00		0.00		0.01		ns
t <sub>ESBWESU</sub>	1.42		1.71		2.01		ns
t <sub>ESBWEH</sub>	0.00		0.00		0.00		ns
t <sub>ESBDATASU</sub>	-0.06		-0.07		0.05		ns
t <sub>ESBDATAH</sub>	0.13		0.13		0.13		ns
t <sub>ESBWADDRSU</sub>	0.11		0.13		0.31		ns
t <sub>ESBRADDRSU</sub>	0.18		0.23		0.39		ns
t <sub>ESBDATACO1</sub>		1.09		1.35		1.51	ns
t <sub>ESBDATACO2</sub>		2.19		2.75		3.22	ns
t <sub>ESBDD</sub>		2.75		3.41		4.03	ns
t <sub>PD</sub>		1.58		1.97		2.33	ns
t <sub>PTERMSU</sub>	1.00		1.22		1.51		ns
t <sub>PTERMCO</sub>		1.10		1.37		1.09	ns

Table 75. EP2	Table 75. EP20K200E f <sub>MAX</sub> Routing Delays											
Symbol -1 -2 -3												
	Min	Max	Min	Max	Min	Max						
t <sub>F1-4</sub>		0.25		0.27		0.29	ns					
t <sub>F5-20</sub>		1.02		1.20		1.41	ns					
t <sub>F20+</sub>		1.99		2.23		2.53	ns					

Symbol	-1 Speed Grade		-2 Speed Grade		-3 Speed Grade		Unit
	Min	Max	Min	Max	Min	Max	
t <sub>INSUBIDIR</sub>	2.93		3.23		3.44		ns
t <sub>INHBIDIR</sub>	0.00		0.00		0.00		ns
toutcobidir	2.00	5.25	2.00	5.79	2.00	6.32	ns
t <sub>XZBIDIR</sub>		5.95		6.77		7.12	ns
tzxbidir		5.95		6.77		7.12	ns
t <sub>INSUBIDIRPLL</sub>	4.31		4.76		-		ns
tinhbidirpll	0.00		0.00		-		ns
toutcobidirpll	0.50	2.25	0.50	2.45	-	-	ns
txzbidirpll		2.94		3.43		-	ns
tzxbidirpll		2.94		3.43		-	ns

Tables 91 through 96 describe  $f_{MAX}$  LE Timing Microparameters,  $f_{MAX}$  ESB Timing Microparameters,  $f_{MAX}$  Routing Delays, Minimum Pulse Width Timing Parameters, External Timing Parameters, and External Bidirectional Timing Parameters for EP20K600E APEX 20KE devices.

Table 91. EP20K600E f <sub>MAX</sub> LE Timing Microparameters										
Symbol	-1 Spee	-1 Speed Grade		-2 Speed Grade -3 Speed Grade			-2 Speed Grade -3		d Grade	Unit
	Min	Max	Min	Max	Min	Max				
t <sub>SU</sub>	0.16		0.16		0.17		ns			
t <sub>H</sub>	0.29		0.33		0.37		ns			
t <sub>CO</sub>		0.65		0.38		0.49	ns			
t <sub>LUT</sub>		0.70		1.00		1.30	ns			

Symbol	-1 Speed Grade		-2 Speed Grade		-3 Spee	Unit	
	Min	Max	Min	Max	Min	Max	
t <sub>ESBARC</sub>		1.78		2.02		1.95	ns
t <sub>ESBSRC</sub>		2.52		2.91		3.14	ns
t <sub>ESBAWC</sub>		3.52		4.11		4.40	ns
t <sub>ESBSWC</sub>		3.23		3.84		4.16	ns
t <sub>ESBWASU</sub>	0.62		0.67		0.61		ns
t <sub>ESBWAH</sub>	0.41		0.55		0.55		ns
t <sub>ESBWDSU</sub>	0.77		0.79		0.81		ns
t <sub>ESBWDH</sub>	0.41		0.55		0.55		ns
t <sub>ESBRASU</sub>	1.74		1.92		1.85		ns
t <sub>ESBRAH</sub>	0.00		0.01		0.23		ns
t <sub>ESBWESU</sub>	2.07		2.28		2.41		ns
t <sub>ESBWEH</sub>	0.00		0.00		0.00		ns
t <sub>ESBDATASU</sub>	0.25		0.27		0.29		ns
t <sub>ESBDATAH</sub>	0.13		0.13		0.13		ns
t <sub>ESBWADDRSU</sub>	0.11		0.04		0.11		ns
t <sub>ESBRADDRSU</sub>	0.14		0.11		0.16		ns
t <sub>ESBDATACO1</sub>		1.29		1.50		1.63	ns
t <sub>ESBDATACO2</sub>		2.55		2.99		3.22	ns
t <sub>ESBDD</sub>		3.12		3.57		3.85	ns
t <sub>PD</sub>		1.84		2.13		2.32	ns
t <sub>PTERMSU</sub>	1.08		1.19		1.32		ns

1.53

1.66

ns

1.31

 $t_{\text{PTERMCO}}$ 

Table 110. Selectable I/O Standard Output Delays									
Symbol	-1 Speed Grade		-2 Speed Grade		-3 Speed Grade		Unit		
	Min	Max	Min	Max	Min	Max	Min		
LVCMOS		0.00		0.00		0.00	ns		
LVTTL		0.00		0.00		0.00	ns		
2.5 V		0.00		0.09		0.10	ns		
1.8 V		2.49		2.98		3.03	ns		
PCI		-0.03		0.17		0.16	ns		
GTL+		0.75		0.75		0.76	ns		
SSTL-3 Class I		1.39		1.51		1.50	ns		
SSTL-3 Class II		1.11		1.23		1.23	ns		
SSTL-2 Class I		1.35		1.48		1.47	ns		
SSTL-2 Class II		1.00		1.12		1.12	ns		
LVDS		-0.48		-0.48		-0.48	ns		
CTT		0.00		0.00		0.00	ns		
AGP		0.00		0.00		0.00	ns		

## Power Consumption

To estimate device power consumption, use the interactive power calculator on the Altera web site at http://www.altera.com.

# Configuration & Operation

The APEX 20K architecture supports several configuration schemes. This section summarizes the device operating modes and available device configuration schemes.

### **Operating Modes**

The APEX architecture uses SRAM configuration elements that require configuration data to be loaded each time the circuit powers up. The process of physically loading the SRAM data into the device is called configuration. During initialization, which occurs immediately after configuration, the device resets registers, enables I/O pins, and begins to operate as a logic device. The I/O pins are tri-stated during power-up, and before and during configuration. Together, the configuration and initialization processes are called *command mode*; normal device operation is called *user mode*.

Before and during device configuration, all I/O pins are pulled to  $V_{\mbox{\scriptsize CCIO}}$  by a built-in weak pull-up resistor.

### Version 4.1

APEX 20K Programmable Logic Device Family Data Sheet version 4.1 contains the following changes:

- t<sub>ESBWEH</sub> added to Figure 37 and Tables 35, 50, 56, 62, 68, 74, 86, 92, 97, and 104.
- Updated EP20K300E device internal and external timing numbers in Tables 79 through 84.