# E·XFL

# Intel - EP20K100QC240-3N Datasheet



Welcome to E-XFL.COM

## Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

# **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

### Details

Product Status	Obsolete
Number of LABs/CLBs	416
Number of Logic Elements/Cells	4160
Total RAM Bits	53248
Number of I/O	189
Number of Gates	263000
Voltage - Supply	2.375V ~ 2.625V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	240-BFQFP
Supplier Device Package	240-PQFP (32x32)
Purchase URL	https://www.e-xfl.com/product-detail/intel/ep20k100qc240-3n

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# Functional Description

APEX 20K devices incorporate LUT-based logic, product-term-based logic, and memory into one device. Signal interconnections within APEX 20K devices (as well as to and from device pins) are provided by the FastTrack<sup>®</sup> Interconnect—a series of fast, continuous row and column channels that run the entire length and width of the device.

Each I/O pin is fed by an I/O element (IOE) located at the end of each row and column of the FastTrack Interconnect. Each IOE contains a bidirectional I/O buffer and a register that can be used as either an input or output register to feed input, output, or bidirectional signals. When used with a dedicated clock pin, these registers provide exceptional performance. IOEs provide a variety of features, such as 3.3-V, 64-bit, 66-MHz PCI compliance; JTAG BST support; slew-rate control; and tri-state buffers. APEX 20KE devices offer enhanced I/O support, including support for 1.8-V I/O, 2.5-V I/O, LVCMOS, LVTTL, LVPECL, 3.3-V PCI, PCI-X, LVDS, GTL+, SSTL-2, SSTL-3, HSTL, CTT, and 3.3-V AGP I/O standards.

The ESB can implement a variety of memory functions, including CAM, RAM, dual-port RAM, ROM, and FIFO functions. Embedding the memory directly into the die improves performance and reduces die area compared to distributed-RAM implementations. Moreover, the abundance of cascadable ESBs ensures that the APEX 20K device can implement multiple wide memory blocks for high-density designs. The ESB's high speed ensures it can implement small memory blocks without any speed penalty. The abundance of ESBs ensures that designers can create as many different-sized memory blocks as the system requires. Figure 1 shows an overview of the APEX 20K device.



APEX 20K devices provide two dedicated clock pins and four dedicated input pins that drive register control inputs. These signals ensure efficient distribution of high-speed, low-skew control signals. These signals use dedicated routing channels to provide short delays and low skews. Four of the dedicated inputs drive four global signals. These four global signals can also be driven by internal logic, providing an ideal solution for a clock divider or internally generated asynchronous clear signals with high fan-out. The dedicated clock pins featured on the APEX 20K devices can also feed logic. The devices also feature ClockLock and ClockBoost clock management circuitry. APEX 20KE devices provide two additional dedicated clock pins, for a total of four dedicated clock pins.

# **MegaLAB Structure**

APEX 20K devices are constructed from a series of MegaLAB<sup>TM</sup> structures. Each MegaLAB structure contains a group of logic array blocks (LABs), one ESB, and a MegaLAB interconnect, which routes signals within the MegaLAB structure. The EP20K30E device has 10 LABs, EP20K60E through EP20K600E devices have 16 LABs, and the EP20K1000E and EP20K1500E devices have 24 LABs. Signals are routed between MegaLAB structures and I/O pins via the FastTrack Interconnect. In addition, edge LABs can be driven by I/O pins through the local interconnect. Figure 2 shows the MegaLAB structure.





Each LAB contains dedicated logic for driving control signals to its LEs and ESBs. The control signals include clock, clock enable, asynchronous clear, asynchronous preset, asynchronous load, synchronous clear, and synchronous load signals. A maximum of six control signals can be used at a time. Although synchronous load and clear signals are generally used when implementing counters, they can also be used with other functions.

Each LAB can use two clocks and two clock enable signals. Each LAB's clock and clock enable signals are linked (e.g., any LE in a particular LAB using CLK1 will also use CLKENA1). LEs with the same clock but different clock enable signals either use both clock signals in one LAB or are placed into separate LABs.

If both the rising and falling edges of a clock are used in a LAB, both LABwide clock signals are used.

The LAB-wide control signals can be generated from the LAB local interconnect, global signals, and dedicated clock pins. The inherent low skew of the FastTrack Interconnect enables it to be used for clock distribution. Figure 4 shows the LAB control signal generation circuit.



#### Figure 4. LAB Control Signal Generation

#### Notes to Figure 4:

- APEX 20KE devices have four dedicated clocks. (1)
- The LABCLR1 and LABCLR2 signals also control asynchronous load and asynchronous preset for LEs within the (2) LAB.
- (3)The SYNCCLR signal can be generated by the local interconnect or global signals.

The counter mode uses two three-input LUTs: one generates the counter data, and the other generates the fast carry bit. A 2-to-1 multiplexer provides synchronous loading, and another AND gate provides synchronous clearing. If the cascade function is used by an LE in counter mode, the synchronous clear or load overrides any signal carried on the cascade chain. The synchronous clear overrides the synchronous load. LEs in arithmetic mode can drive out registered and unregistered versions of the LUT output.

# Clear & Preset Logic Control

Logic for the register's clear and preset signals is controlled by LAB-wide signals. The LE directly supports an asynchronous clear function. The Quartus II software Compiler can use a NOT-gate push-back technique to emulate an asynchronous preset. Moreover, the Quartus II software Compiler can use a programmable NOT-gate push-back technique to emulate simultaneous preset and clear or asynchronous load. However, this technique uses three additional LEs per register. All emulation is performed automatically when the design is compiled. Registers that emulate simultaneous preset and load will enter an unknown state upon power-up or when the chip-wide reset is asserted.

In addition to the two clear and preset modes, APEX 20K devices provide a chip-wide reset pin (DEV\_CLRn) that resets all registers in the device. Use of this pin is controlled through an option in the Quartus II software that is set before compilation. The chip-wide reset overrides all other control signals. Registers using an asynchronous preset are preset when the chip-wide reset is asserted; this effect results from the inversion technique used to implement the asynchronous preset.

# FastTrack Interconnect

In the APEX 20K architecture, connections between LEs, ESBs, and I/O pins are provided by the FastTrack Interconnect. The FastTrack Interconnect is a series of continuous horizontal and vertical routing channels that traverse the device. This global routing structure provides predictable performance, even in complex designs. In contrast, the segmented routing in FPGAs requires switch matrices to connect a variable number of routing paths, increasing the delays between logic resources and reducing performance.

The FastTrack Interconnect consists of row and column interconnect channels that span the entire device. The row interconnect routes signals throughout a row of MegaLAB structures; the column interconnect routes signals throughout a column of MegaLAB structures. When using the row and column interconnect, an LE, IOE, or ESB can drive any other LE, IOE, or ESB in a device. See Figure 9.

Table 9. APEX 20K Routing Scheme											
Source		Destination									
	Row I/O Pin	Column I/O Pin	LE	ESB	Local Interconnect	MegaLAB Interconnect	Row FastTrack Interconnect	Column FastTrack Interconnect	FastRow Interconnect		
Row I/O Pin					✓	~	~	~			
Column I/O Pin								~	✓ (1)		
LE					~	~	~	~			
ESB					<ul> <li>Image: A set of the set of the</li></ul>	~	~	~			
Local Interconnect	~	~	~	~							
MegaLAB Interconnect					~						
Row FastTrack Interconnect						~		~			
Column FastTrack Interconnect						~	~				
FastRow Interconnect					✓ (1)						

#### Note to Table 9:

(1) This connection is supported in APEX 20KE devices only.

# Product-Term Logic

The product-term portion of the MultiCore architecture is implemented with the ESB. The ESB can be configured to act as a block of macrocells on an ESB-by-ESB basis. Each ESB is fed by 32 inputs from the adjacent local interconnect; therefore, it can be driven by the MegaLAB interconnect or the adjacent LAB. Also, nine ESB macrocells feed back into the ESB through the local interconnect for higher performance. Dedicated clock pins, global signals, and additional inputs from the local interconnect drive the ESB control signals.

In product-term mode, each ESB contains 16 macrocells. Each macrocell consists of two product terms and a programmable register. Figure 13 shows the ESB in product-term mode.

The programmable register also supports an asynchronous clear function. Within the ESB, two asynchronous clears are generated from global signals and the local interconnect. Each macrocell can either choose between the two asynchronous clear signals or choose to not be cleared. Either of the two clear signals can be inverted within the ESB. Figure 15 shows the ESB control logic when implementing product-terms.



Figure 15. ESB Product-Term Mode Control Logic

(1) APEX 20KE devices have four dedicated clocks.

# Parallel Expanders

Parallel expanders are unused product terms that can be allocated to a neighboring macrocell to implement fast, complex logic functions. Parallel expanders allow up to 32 product terms to feed the macrocell OR logic directly, with two product terms provided by the macrocell and 30 parallel expanders provided by the neighboring macrocells in the ESB.

The Quartus II software Compiler can allocate up to 15 sets of up to two parallel expanders per set to the macrocells automatically. Each set of two parallel expanders incurs a small, incremental timing delay. Figure 16 shows the APEX 20K parallel expanders.



# Figure 25. APEX 20K Bidirectional I/O Registers Note (1)



#### **Altera Corporation**



Figure 30. Specifications for the Incoming & Generated Clocks Note (1)

#### Note to Figure 30:

(1) The tI parameter refers to the nominal input clock period; the tO parameter refers to the nominal output clock period.

Table 15 summarizes the APEX 20K ClockLock and ClockBoost parameters for -1 speed-grade devices.

Table 15. A	PEX 20K ClockLock & ClockBoost Parameters for -1 3	Speed-Grade	Devices (Part 1 d	of 2)
Symbol	Parameter	Min	Max	Unit
f <sub>OUT</sub>	Output frequency	25	180	MHz
f <sub>CLK1</sub> <i>(1)</i>	Input clock frequency (ClockBoost clock multiplication factor equals 1)	25	180 (1)	MHz
f <sub>CLK2</sub>	Input clock frequency (ClockBoost clock multiplication factor equals 2)	16	90	MHz
f <sub>CLK4</sub>	Input clock frequency (ClockBoost clock multiplication factor equals 4)	10	48	MHz
t <sub>outduty</sub>	Duty cycle for ClockLock/ClockBoost-generated clock	40	60	%
f <sub>CLKDEV</sub>	Input deviation from user specification in the Quartus II software (ClockBoost clock multiplication factor equals 1) (2)		25,000 (3)	PPM
t <sub>R</sub>	Input rise time		5	ns
t <sub>F</sub>	Input fall time		5	ns
t <sub>LOCK</sub>	Time required for ClockLock/ClockBoost to acquire lock (4)		10	μs

٦

Table 18. A	PEX 20KE Clock Input & Out	(Part 1	(Part 1 of 2) Note (1)				
Symbol	Parameter	I/O Standard	-1X Spe	ed Grade	-2X Speed	l Grade	Units
			Min	Max	Min	Max	
f <sub>VCO</sub> (4)	Voltage controlled oscillator operating range		200	500	200	500	MHz
f <sub>CLOCK0</sub>	Clock0 PLL output frequency for internal use		1.5	335	1.5	200	MHz
f <sub>CLOCK1</sub>	Clock1 PLL output frequency for internal use		20	335	20	200	MHz
f <sub>CLOCK0_EXT</sub>	Output clock frequency for	3.3-V LVTTL	1.5	245	1.5	226	MHz
	external clock0 output	2.5-V LVTTL	1.5	234	1.5	221	MHz
		1.8-V LVTTL	1.5	223	1.5	216	MHz
		GTL+	1.5	205	1.5	193	MHz
		SSTL-2 Class I	1.5	158	1.5	157	MHz
		SSTL-2 Class II	1.5	142	1.5	142	MHz
		SSTL-3 Class I	1.5	166	1.5	162	MHz
		SSTL-3 Class II	1.5	149	1.5	146	MHz
		LVDS	1.5	420	1.5	350	MHz
f <sub>CLOCK1_EXT</sub>	Output clock frequency for	3.3-V LVTTL	20	245	20	226	MHz
	external clock1 output	2.5-V LVTTL	20	234	20	221	MHz
		1.8-V LVTTL	20	223	20	216	MHz
		GTL+	20	205	20	193	MHz
		SSTL-2 Class I	20	158	20	157	MHz
		SSTL-2 Class II	20	142	20	142	MHz
		SSTL-3 Class I	20	166	20	162	MHz
		SSTL-3 Class II	20	149	20	146	MHz
		LVDS	20	420	20	350	MHz

All specifications are always representative of worst-case supply voltage and junction temperature conditions. All output-pin-timing specifications are reported for maximum driver strength.

Figure 36 shows the  $f_{MAX}$  timing model for APEX 20K devices.



Figure 37 shows the  $f_{MAX}$  timing model for APEX 20KE devices. These parameters can be used to estimate  $f_{MAX}$  for multiple levels of logic. Quartus II software timing analysis should be used for more accurate timing information.

Figures 38 and 39 show the asynchronous and synchronous timing waveforms, respectively, for the ESB macroparameters in Table 31.



Figure 38. ESB Asynchronous Timing Waveforms

Figure 39. ESB Synchronous Timing Waveforms



## ESB Synchronous Write (ESB Output Registers Used)



Figure 40 shows the timing model for bidirectional I/O pin timing.

#### Note to Tables 32 and 33:

(1) These timing parameters are sample-tested only.

Tables 34 through 37 show APEX 20KE LE, ESB, routing, and functional timing microparameters for the  $f_{MAX}$  timing model.

Table 34. APEX 20KE LE Timing Microparameters						
Symbol Parameter						
t <sub>SU</sub>	LE register setup time before clock					
t <sub>H</sub>	LE register hold time after clock					
t <sub>CO</sub>	LE register clock-to-output delay					
t <sub>LUT</sub>	LUT delay for data-in to data-out					

Table 35. APE	Table 35. APEX 20KE ESB Timing Microparameters							
Symbol	Parameter							
t <sub>ESBARC</sub>	ESB Asynchronous read cycle time							
t <sub>ESBSRC</sub>	ESB Synchronous read cycle time							
t <sub>ESBAWC</sub>	ESB Asynchronous write cycle time							
t <sub>ESBSWC</sub>	ESB Synchronous write cycle time							
t <sub>ESBWASU</sub>	ESB write address setup time with respect to WE							
t <sub>ESBWAH</sub>	ESB write address hold time with respect to WE							
t <sub>ESBWDSU</sub>	ESB data setup time with respect to WE							
t <sub>ESBWDH</sub>	ESB data hold time with respect to WE							
t <sub>ESBRASU</sub>	ESB read address setup time with respect to RE							
t <sub>ESBRAH</sub>	ESB read address hold time with respect to RE							
t <sub>ESBWESU</sub>	ESB WE setup time before clock when using input register							
t <sub>ESBWEH</sub>	ESB WE hold time after clock when using input register							
t <sub>ESBDATASU</sub>	ESB data setup time before clock when using input register							
t <sub>ESBDATAH</sub>	ESB data hold time after clock when using input register							
t <sub>ESBWADDRSU</sub>	ESB write address setup time before clock when using input							
	registers							
t <sub>ESBRADDRSU</sub>	ESB read address setup time before clock when using input							
	registers							
t <sub>ESBDATACO1</sub>	ESB clock-to-output delay when using output registers							
t <sub>ESBDATACO2</sub>	ESB clock-to-output delay without output registers							
t <sub>ESBDD</sub>	ESB data-in to data-out delay for RAM mode							
t <sub>PD</sub>	ESB Macrocell input to non-registered output							
<b>t</b> PTERMSU	ESB Macrocell register setup time before clock							
t <sub>PTEBMCO</sub>	ESB Macrocell register clock-to-output delay							

Tables 40 through 42 show the  $f_{MAX}$  timing parameters for EP20K100, EP20K200, and EP20K400 APEX 20K devices.

Symbol	-1 Sneed Grade		-2 Snee	d Grade	-3 Sner	-3 Speed Grade	
oymbol			2 0000				
	Min	Max	Min	Max	Min	Max	
t <sub>SU</sub>	0.5		0.6		0.8		ns
t <sub>H</sub>	0.7		0.8		1.0		ns
t <sub>CO</sub>		0.3		0.4		0.5	ns
t <sub>LUT</sub>		0.8		1.0		1.3	ns
t <sub>ESBRC</sub>		1.7		2.1		2.4	ns
t <sub>ESBWC</sub>		5.7		6.9		8.1	ns
t <sub>ESBWESU</sub>	3.3		3.9		4.6		ns
t <sub>ESBDATASU</sub>	2.2		2.7		3.1		ns
t <sub>ESBDATAH</sub>	0.6		0.8		0.9		ns
t <sub>ESBADDRSU</sub>	2.4		2.9		3.3		ns
t <sub>ESBDATACO1</sub>		1.3		1.6		1.8	ns
t <sub>ESBDATACO2</sub>		2.6		3.1		3.6	ns
t <sub>ESBDD</sub>		2.5		3.3		3.6	ns
t <sub>PD</sub>		2.5		3.0		3.6	ns
t <sub>PTERMSU</sub>	2.3		2.6		3.2		ns
t <sub>PTERMCO</sub>		1.5		1.8		2.1	ns
t <sub>F1-4</sub>		0.5		0.6		0.7	ns
t <sub>F5-20</sub>		1.6		1.7		1.8	ns
t <sub>F20+</sub>		2.2		2.2		2.3	ns
t <sub>CH</sub>	2.0		2.5		3.0		ns
t <sub>CL</sub>	2.0		2.5		3.0		ns
t <sub>CLRP</sub>	0.3		0.4		0.4		ns
t <sub>PREP</sub>	0.5		0.5		0.5		ns
t <sub>ESBCH</sub>	2.0		2.5		3.0		ns
t <sub>ESBCL</sub>	2.0		2.5		3.0		ns
t <sub>ESBWP</sub>	1.6		1.9		2.2		ns
t <sub>ESBRP</sub>	1.0		1.3		1.4		ns

Table 43. EP20K100 External Timing Parameters									
Symbol	-1 Spe	-1 Speed Grade		-2 Speed Grade		-3 Speed Grade			
	Min	Мах	Min	Max	Min	Max			
t <sub>INSU</sub> (1)	2.3		2.8		3.2		ns		
t <sub>INH</sub> (1)	0.0		0.0		0.0		ns		
t <sub>OUTCO</sub> (1)	2.0	4.5	2.0	4.9	2.0	6.6	ns		
t <sub>INSU</sub> (2)	1.1		1.2		-		ns		
t <sub>INH</sub> (2)	0.0		0.0		-		ns		
t <sub>OUTCO</sub> (2)	0.5	2.7	0.5	3.1	_	4.8	ns		

Table 44. EP20K100 External Bidirectional Timing Parameters								
Symbol	-1 Spe	ed Grade	-2 Spe	-2 Speed Grade		-3 Speed Grade		
	Min	Мах	Min	Max	Min	Max		
t <sub>INSUBIDIR</sub> (1)	2.3		2.8		3.2		ns	
t <sub>INHBIDIR</sub> (1)	0.0		0.0		0.0		ns	
t <sub>OUTCOBIDIR</sub>	2.0	4.5	2.0	4.9	2.0	6.6	ns	
t <sub>XZBIDIR</sub> (1)		5.0		5.9		6.9	ns	
t <sub>ZXBIDIR</sub> (1)		5.0		5.9		6.9	ns	
t <sub>INSUBIDIR</sub> (2)	1.0		1.2		-		ns	
t <sub>inhbidir</sub> (2)	0.0		0.0		-		ns	
toutcobidir <i>(2)</i>	0.5	2.7	0.5	3.1	-	-	ns	
t <sub>XZBIDIR</sub> (2)		4.3		5.0		-	ns	
t <sub>ZXBIDIR</sub> (2)		4.3		5.0		-	ns	

Table 45. EP20K200 External Timing Parameters									
Symbol	-1 Speed Grade		-2 Spe	-2 Speed Grade		-3 Speed Grade			
	Min	Max	Min	Мах	Min	Мах			
t <sub>INSU</sub> (1)	1.9		2.3		2.6		ns		
t <sub>INH</sub> (1)	0.0		0.0		0.0		ns		
t <sub>OUTCO</sub> (1)	2.0	4.6	2.0	5.6	2.0	6.8	ns		
t <sub>INSU</sub> (2)	1.1		1.2		-		ns		
t <sub>INH</sub> (2)	0.0		0.0		-		ns		
t <sub>оитсо</sub> <i>(2)</i>	0.5	2.7	0.5	3.1	-	-	ns		

Table 52. EP20K30E Minimum Pulse Width Timing Parameters									
Symbol	-	1	-	-2		-3			
	Min	Max	Min	Мах	Min	Max			
t <sub>CH</sub>	0.55		0.78		1.15		ns		
t <sub>CL</sub>	0.55		0.78		1.15		ns		
t <sub>CLRP</sub>	0.22		0.31		0.46		ns		
t <sub>PREP</sub>	0.22		0.31		0.46		ns		
t <sub>ESBCH</sub>	0.55		0.78		1.15		ns		
t <sub>ESBCL</sub>	0.55		0.78		1.15		ns		
t <sub>ESBWP</sub>	1.43		2.01		2.97		ns		
t <sub>ESBRP</sub>	1.15		1.62		2.39		ns		

Table 53. EP20K30E External Timing Parameters										
Symbol	-	1		-2		-3				
	Min	Max	Min	Max	Min	Max				
t <sub>INSU</sub>	2.02		2.13		2.24		ns			
t <sub>INH</sub>	0.00		0.00		0.00		ns			
t <sub>outco</sub>	2.00	4.88	2.00	5.36	2.00	5.88	ns			
t <sub>INSUPLL</sub>	2.11		2.23		-		ns			
t <sub>INHPLL</sub>	0.00		0.00		-		ns			
t <sub>outcopll</sub>	0.50	2.60	0.50	2.88	-	-	ns			

Table 54. EP20K30E External Bidirectional Timing Parameters									
Symbol	-1		-2		-3		Unit		
	Min	Max	Min	Max	Min	Max			
t <sub>insubidir</sub>	1.85		1.77		1.54		ns		
t <sub>inhbidir</sub>	0.00		0.00		0.00		ns		
t <sub>outcobidir</sub>	2.00	4.88	2.00	5.36	2.00	5.88	ns		
t <sub>XZBIDIR</sub>		7.48		8.46		9.83	ns		
t <sub>ZXBIDIR</sub>		7.48		8.46		9.83	ns		
t <sub>insubidirpll</sub>	4.12		4.24		-		ns		
t <sub>inhbidirpll</sub>	0.00		0.00		-		ns		
t <sub>outcobidirpll</sub>	0.50	2.60	0.50	2.88	-	-	ns		
t <sub>xzbidirpll</sub>		5.21		5.99		-	ns		
t <sub>ZXBIDIRPLL</sub>		5.21		5.99		-	ns		

Table 56. EP20K	Table 56. EP20K60E f <sub>MAX</sub> ESB Timing Microparameters										
Symbol	-	·1		-2	-	3	Unit				
	Min	Max	Min	Мах	Min	Max					
t <sub>ESBARC</sub>		1.83		2.57		3.79	ns				
t <sub>ESBSRC</sub>		2.46		3.26		4.61	ns				
t <sub>ESBAWC</sub>		3.50		4.90		7.23	ns				
t <sub>ESBSWC</sub>		3.77		4.90		6.79	ns				
t <sub>ESBWASU</sub>	1.59		2.23		3.29		ns				
t <sub>ESBWAH</sub>	0.00		0.00		0.00		ns				
t <sub>ESBWDSU</sub>	1.75		2.46		3.62		ns				
t <sub>ESBWDH</sub>	0.00		0.00		0.00		ns				
t <sub>ESBRASU</sub>	1.76		2.47		3.64		ns				
t <sub>ESBRAH</sub>	0.00		0.00		0.00		ns				
t <sub>ESBWESU</sub>	1.68		2.49		3.87		ns				
t <sub>ESBWEH</sub>	0.00		0.00		0.00		ns				
t <sub>ESBDATASU</sub>	0.08		0.43		1.04		ns				
t <sub>ESBDATAH</sub>	0.13		0.13		0.13		ns				
t <sub>ESBWADDRSU</sub>	0.29		0.72		1.46		ns				
t <sub>ESBRADDRSU</sub>	0.36		0.81		1.58		ns				
t <sub>ESBDATACO1</sub>		1.06		1.24		1.55	ns				
t <sub>ESBDATACO2</sub>		2.39		3.35		4.94	ns				
t <sub>ESBDD</sub>		3.50		4.90		7.23	ns				
t <sub>PD</sub>		1.72		2.41		3.56	ns				
t <sub>PTERMSU</sub>	0.99		1.56		2.55		ns				
t <sub>PTERMCO</sub>		1.07		1.26		1.08	ns				

Table 60. EP20K60E External Bidirectional Timing Parameters										
Symbol	-1		-:	2	-3		Unit			
	Min	Max	Min	Max	Min	Max				
t <sub>insubidir</sub>	2.77		2.91		3.11		ns			
t <sub>inhbidir</sub>	0.00		0.00		0.00		ns			
t <sub>outcobidir</sub>	2.00	4.84	2.00	5.31	2.00	5.81	ns			
t <sub>xzbidir</sub>		6.47		7.44		8.65	ns			
t <sub>zxbidir</sub>		6.47		7.44		8.65	ns			
t <sub>insubidirpll</sub>	3.44		3.24		-		ns			
t <sub>inhbidirpll</sub>	0.00		0.00		-		ns			
t <sub>outcobidirpll</sub>	0.50	3.37	0.50	3.69	-	-	ns			
t <sub>xzbidirpll</sub>		5.00		5.82		-	ns			
t <sub>ZXBIDIRPLL</sub>		5.00		5.82		-	ns			

Tables 61 through 66 describe  $f_{MAX}$  LE Timing Microparameters,  $f_{MAX}$  ESB Timing Microparameters,  $f_{MAX}$  Routing Delays, Minimum Pulse Width Timing Parameters, External Timing Parameters, and External Bidirectional Timing Parameters for EP20K100E APEX 20KE devices.

Table 61. EP20K100E f <sub>MAX</sub> LE Timing Microparameters										
Symbol	ıbol -1			-2 ·		3	Unit			
	Min	Max	Min	Max	Min	Max				
t <sub>SU</sub>	0.25		0.25		0.25		ns			
t <sub>H</sub>	0.25		0.25		0.25		ns			
t <sub>CO</sub>		0.28		0.28		0.34	ns			
t <sub>LUT</sub>		0.80		0.95		1.13	ns			

Table 62. EP20K100E f <sub>MAX</sub> ESB Timing Microparameters								
Symbol	-	1	-2		-3		Unit	
	Min	Max	Min	Max	Min	Max		
t <sub>ESBARC</sub>		1.61		1.84		1.97	ns	
t <sub>ESBSRC</sub>		2.57		2.97		3.20	ns	
t <sub>ESBAWC</sub>		0.52		4.09		4.39	ns	
t <sub>ESBSWC</sub>		3.17		3.78		4.09	ns	
t <sub>ESBWASU</sub>	0.56		6.41		0.63		ns	
t <sub>ESBWAH</sub>	0.48		0.54		0.55		ns	
t <sub>ESBWDSU</sub>	0.71		0.80		0.81		ns	
t <sub>ESBWDH</sub>	.048		0.54		0.55		ns	
t <sub>ESBRASU</sub>	1.57		1.75		1.87		ns	
t <sub>ESBRAH</sub>	0.00		0.00		0.20		ns	
t <sub>ESBWESU</sub>	1.54		1.72		1.80		ns	
t <sub>ESBWEH</sub>	0.00		0.00		0.00		ns	
t <sub>ESBDATASU</sub>	-0.16		-0.20		-0.20		ns	
t <sub>ESBDATAH</sub>	0.13		0.13		0.13		ns	
t <sub>ESBWADDRSU</sub>	0.12		0.08		0.13		ns	
t <sub>ESBRADDRSU</sub>	0.17		0.15		0.19		ns	
t <sub>ESBDATACO1</sub>		1.20		1.39		1.52	ns	
t <sub>ESBDATACO2</sub>		2.54		2.99		3.22	ns	
t <sub>ESBDD</sub>		3.06		3.56		3.85	ns	
t <sub>PD</sub>		1.73		2.02		2.20	ns	
t <sub>PTERMSU</sub>	1.11		1.26		1.38		ns	
t <sub>PTERMCO</sub>		1.19		1.40		1.08	ns	

Table 63. EP20K100E f <sub>MAX</sub> Routing Delays										
Symbol	-1			-2	-3		Unit			
	Min	Max	Min	Max	Min	Max				
t <sub>F1-4</sub>		0.24		0.27		0.29	ns			
t <sub>F5-20</sub>		1.04		1.26		1.52	ns			
t <sub>F20+</sub>		1.12		1.36		1.86	ns			

Table 104. EP20	Table 104. EP20K1500E f <sub>MAX</sub> ESB Timing Microparameters										
Symbol	-1 Speed Grade		-2 Spe	-2 Speed Grade		d Grade	Unit				
	Min	Max	Min	Max	Min	Max					
t <sub>ESBARC</sub>		1.78		2.02		1.95	ns				
t <sub>ESBSRC</sub>		2.52		2.91		3.14	ns				
t <sub>ESBAWC</sub>		3.52		4.11		4.40	ns				
t <sub>ESBSWC</sub>		3.23		3.84		4.16	ns				
t <sub>ESBWASU</sub>	0.62		0.67		0.61		ns				
t <sub>ESBWAH</sub>	0.41		0.55		0.55		ns				
t <sub>ESBWDSU</sub>	0.77		0.79		0.81		ns				
t <sub>ESBWDH</sub>	0.41		0.55		0.55		ns				
t <sub>ESBRASU</sub>	1.74		1.92		1.85		ns				
t <sub>ESBRAH</sub>	0.00		0.01		0.23		ns				
t <sub>ESBWESU</sub>	2.07		2.28		2.41		ns				
t <sub>ESBWEH</sub>	0.00		0.00		0.00		ns				
t <sub>ESBDATASU</sub>	0.25		0.27		0.29		ns				
t <sub>ESBDATAH</sub>	0.13		0.13		0.13		ns				
t <sub>ESBWADDRSU</sub>	0.11		0.04		0.11		ns				
t <sub>ESBRADDRSU</sub>	0.14		0.11		0.16		ns				
t <sub>ESBDATACO1</sub>		1.29		1.50		1.63	ns				
t <sub>ESBDATACO2</sub>		2.55		2.99		3.22	ns				
t <sub>ESBDD</sub>		3.12		3.57		3.85	ns				
t <sub>PD</sub>		1.84		2.13		2.32	ns				
t <sub>PTERMSU</sub>	1.08		1.19		1.32		ns				
t <sub>PTERMCO</sub>		1.31		1.53		1.66	ns				

Table 105. EP20K1500E f <sub>MAX</sub> Routing Delays										
Symbol	-1 Spe	ed Grade	-2 Speed Grade		-3 Speed Grade		Unit			
	Min	Max	Min	Max	Min	Max				
t <sub>F1-4</sub>		0.28		0.28		0.28	ns			
t <sub>F5-20</sub>		1.36		1.50		1.62	ns			
t <sub>F20+</sub>		4.43		4.48		5.07	ns			