E·XFL

Intel - EP20K100TC144-1N Datasheet



Welcome to E-XFL.COM

Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

Details	
Product Status	Obsolete
Number of LABs/CLBs	416
Number of Logic Elements/Cells	4160
Total RAM Bits	53248
Number of I/O	101
Number of Gates	263000
Voltage - Supply	2.375V ~ 2.625V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	144-LQFP
Supplier Device Package	144-TQFP (20x20)
Purchase URL	https://www.e-xfl.com/product-detail/intel/ep20k100tc144-1n

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Table 2. Additiona	al APEX 20K De	vice Features	Note (1)			
Feature	EP20K300E	EP20K400	EP20K400E	EP20K600E	EP20K1000E	EP20K1500E
Maximum system gates	728,000	1,052,000	1,052,000	1,537,000	1,772,000	2,392,000
Typical gates	300,000	400,000	400,000	600,000	1,000,000	1,500,000
LEs	11,520	16,640	16,640	24,320	38,400	51,840
ESBs	72	104	104	152	160	216
Maximum RAM bits	147,456	212,992	212,992	311,296	327,680	442,368
Maximum macrocells	1,152	1,664	1,664	2,432	2,560	3,456
Maximum user I/O pins	408	502	488	588	708	808

Note to Tables 1 and 2:

 The embedded IEEE Std. 1149.1 Joint Test Action Group (JTAG) boundary-scan circuitry contributes up to 57,000 additional gates.

Additional Features

- Designed for low-power operation
 - 1.8-V and 2.5-V supply voltage (see Table 3)
 - MultiVolt[™] I/O interface support to interface with 1.8-V, 2.5-V, 3.3-V, and 5.0-V devices (see Table 3)
 - ESB offering programmable power-saving mode


Feature	De	vice
	EP20K100 EP20K200 EP20K400	EP20K30E EP20K60E EP20K100E EP20K160E EP20K200E EP20K300E EP20K400E EP20K600E EP20K1000E EP20K1500E
Internal supply voltage (V _{CCINT})	2.5 V	1.8 V
MultiVolt I/O interface voltage levels (V _{CCIO})	2.5 V, 3.3 V, 5.0 V	1.8 V, 2.5 V, 3.3 V, 5.0 V (1)

Note to Table 3:

(1) APEX 20KE devices can be 5.0-V tolerant by using an external resistor.

Logic Element

The LE, the smallest unit of logic in the APEX 20K architecture, is compact and provides efficient logic usage. Each LE contains a four-input LUT, which is a function generator that can quickly implement any function of four variables. In addition, each LE contains a programmable register and carry and cascade chains. Each LE drives the local interconnect, MegaLAB interconnect, and FastTrack Interconnect routing structures. See Figure 5.



Each LE's programmable register can be configured for D, T, JK, or SR operation. The register's clock and clear control signals can be driven by global signals, general-purpose I/O pins, or any internal logic. For combinatorial functions, the register is bypassed and the output of the LUT drives the outputs of the LE.

LE Operating Modes

The APEX 20K LE can operate in one of the following three modes:

- Normal mode
- Arithmetic mode
- Counter mode

Each mode uses LE resources differently. In each mode, seven available inputs to the LE—the four data inputs from the LAB local interconnect, the feedback from the programmable register, and the carry-in and cascade-in from the previous LE—are directed to different destinations to implement the desired logic function. LAB-wide signals provide clock, asynchronous clear, asynchronous preset, asynchronous load, synchronous clear, synchronous load, and clock enable control for the register. These LAB-wide signals are available in all LE modes.

The Quartus II software, in conjunction with parameterized functions such as LPM and DesignWare functions, automatically chooses the appropriate mode for common functions such as counters, adders, and multipliers. If required, the designer can also create special-purpose functions that specify which LE operating mode to use for optimal performance. Figure 8 shows the LE operating modes.




Figure 12. APEX 20KE FastRow Interconnect

Table 9 summarizes how various elements of the APEX 20K architecture drive each other.

Table 9. AP	EX 20K	Routing S	cheme						
Source	Destination								
	Row I/O Pin	Column I/O Pin	LE	ESB	Local Interconnect	MegaLAB Interconnect	Row FastTrack Interconnect	Column FastTrack Interconnect	FastRow Interconnect
Row I/O Pin					✓	\checkmark	\checkmark	✓	
Column I/O Pin								~	✓ (1)
LE					\checkmark	\checkmark	\checkmark	\checkmark	
ESB					 Image: A set of the set of the	\checkmark	~	~	
Local Interconnect	~	~	~	~					
MegaLAB Interconnect					~				
Row FastTrack Interconnect						~		~	
Column FastTrack Interconnect						~	~		
FastRow Interconnect					✓ (1)				

Note to Table 9:

(1) This connection is supported in APEX 20KE devices only.

Product-Term Logic

The product-term portion of the MultiCore architecture is implemented with the ESB. The ESB can be configured to act as a block of macrocells on an ESB-by-ESB basis. Each ESB is fed by 32 inputs from the adjacent local interconnect; therefore, it can be driven by the MegaLAB interconnect or the adjacent LAB. Also, nine ESB macrocells feed back into the ESB through the local interconnect for higher performance. Dedicated clock pins, global signals, and additional inputs from the local interconnect drive the ESB control signals.

In product-term mode, each ESB contains 16 macrocells. Each macrocell consists of two product terms and a programmable register. Figure 13 shows the ESB in product-term mode.

The programmable register also supports an asynchronous clear function. Within the ESB, two asynchronous clears are generated from global signals and the local interconnect. Each macrocell can either choose between the two asynchronous clear signals or choose to not be cleared. Either of the two clear signals can be inverted within the ESB. Figure 15 shows the ESB control logic when implementing product-terms.




Figure 15. ESB Product-Term Mode Control Logic

(1) APEX 20KE devices have four dedicated clocks.

Parallel Expanders

Parallel expanders are unused product terms that can be allocated to a neighboring macrocell to implement fast, complex logic functions. Parallel expanders allow up to 32 product terms to feed the macrocell OR logic directly, with two product terms provided by the macrocell and 30 parallel expanders provided by the neighboring macrocells in the ESB.

The Quartus II software Compiler can allocate up to 15 sets of up to two parallel expanders per set to the macrocells automatically. Each set of two parallel expanders incurs a small, incremental timing delay. Figure 16 shows the APEX 20K parallel expanders.

Read/Write Clock Mode

The read/write clock mode contains two clocks. One clock controls all registers associated with writing: data input, WE, and write address. The other clock controls all registers associated with reading: read enable (RE), read address, and data output. The ESB also supports clock enable and asynchronous clear signals; these signals also control the read and write registers independently. Read/write clock mode is commonly used for applications where reads and writes occur at different system frequencies. Figure 20 shows the ESB in read/write clock mode.



Figure 20. ESB in Read/Write Clock Mode Note (1)

Notes to Figure 20:

- All registers can be cleared asynchronously by ESB local interconnect signals, global signals, or the chip-wide reset. (1)
- APEX 20KE devices have four dedicated clocks. (2)

Implementing Logic in ROM

In addition to implementing logic with product terms, the ESB can implement logic functions when it is programmed with a read-only pattern during configuration, creating a large LUT. With LUTs, combinatorial functions are implemented by looking up the results, rather than by computing them. This implementation of combinatorial functions can be faster than using algorithms implemented in general logic, a performance advantage that is further enhanced by the fast access times of ESBs. The large capacity of ESBs enables designers to implement complex functions in one logic level without the routing delays associated with linked LEs or distributed RAM blocks. Parameterized functions such as LPM functions can take advantage of the ESB automatically. Further, the Quartus II software can implement portions of a design with ESBs where appropriate.

Programmable Speed/Power Control

APEX 20K ESBs offer a high-speed mode that supports very fast operation on an ESB-by-ESB basis. When high speed is not required, this feature can be turned off to reduce the ESB's power dissipation by up to 50%. ESBs that run at low power incur a nominal timing delay adder. This Turbo Bit[™] option is available for ESBs that implement product-term logic or memory functions. An ESB that is not used will be powered down so that it does not consume DC current.

Designers can program each ESB in the APEX 20K device for either high-speed or low-power operation. As a result, speed-critical paths in the design can run at high speed, while the remaining paths operate at reduced power.

I/O Structure

The APEX 20K IOE contains a bidirectional I/O buffer and a register that can be used either as an input register for external data requiring fast setup times, or as an output register for data requiring fast clock-to-output performance. IOEs can be used as input, output, or bidirectional pins. For fast bidirectional I/O timing, LE registers using local routing can improve setup times and OE timing. The Quartus II software Compiler uses the programmable inversion option to invert signals from the row and column interconnect automatically where appropriate. Because the APEX 20K IOE offers one output enable per pin, the Quartus II software Compiler can emulate open-drain operation efficiently.

The APEX 20K IOE includes programmable delays that can be activated to ensure zero hold times, minimum clock-to-output times, input IOE register-to-core register transfers, or core-to-output IOE register transfers. A path in which a pin directly drives a register may require the delay to ensure zero hold time, whereas a path in which a pin drives a register through combinatorial logic may not require the delay. APEX 20KE devices include an enhanced IOE, which drives the FastRow interconnect. The FastRow interconnect connects a column I/O pin directly to the LAB local interconnect within two MegaLAB structures. This feature provides fast setup times for pins that drive high fan-outs with complex logic, such as PCI designs. For fast bidirectional I/O timing, LE registers using local routing can improve setup times and OE timing. The APEX 20KE IOE also includes direct support for open-drain operation, giving faster clock-to-output for open-drain signals. Some programmable delays in the APEX 20KE IOE offer multiple levels of delay to fine-tune setup and hold time requirements. The Quartus II software compiler can set these delays automatically to minimize setup time while providing a zero hold time.

Table 11 describes the APEX 20KE programmable delays and their logic options in the Quartus II software.

Table 11. APEX 20KE Programmable Delay Chains					
Programmable Delays	Quartus II Logic Option				
Input Pin to Core Delay	Decrease input delay to internal cells				
Input Pin to Input Register Delay	Decrease input delay to input registers				
Core to Output Register Delay	Decrease input delay to output register				
Output Register t _{CO} Delay	Increase delay to output pin				
Clock Enable Delay	Increase clock enable delay				

The register in the APEX 20KE IOE can be programmed to power-up high or low after configuration is complete. If it is programmed to power-up low, an asynchronous clear can control the register. If it is programmed to power-up high, an asynchronous preset can control the register. Figure 26 shows how fast bidirectional I/O pins are implemented in APEX 20KE devices. This feature is useful for cases where the APEX 20KE device controls an active-low input or another device; it prevents inadvertent activation of the input upon power-up.

Table 18. I	Table 18. APEX 20KE Clock Input & Output Parameters (Part 2 of 2) Note (1)							
Symbol	Parameter	I/O Standard	-1X Spe	ed Grade	-2X Speed Grade		Units	
			Min	Max	Min	Max		
f _{IN}	Input clock frequency	3.3-V LVTTL	1.5	290	1.5	257	MHz	
		2.5-V LVTTL	1.5	281	1.5	250	MHz	
		1.8-V LVTTL	1.5	272	1.5	243	MHz	
		GTL+	1.5	303	1.5	261	MHz	
		SSTL-2 Class I	1.5	291	1.5	253	MHz	
		SSTL-2 Class II	1.5	291	1.5	253	MHz	
		SSTL-3 Class I	1.5	300	1.5	260	MHz	
		SSTL-3 Class II	1.5	300	1.5	260	MHz	
		LVDS	1.5	420	1.5	350	MHz	

Notes to Tables 17 and 18:

 All input clock specifications must be met. The PLL may not lock onto an incoming clock if the clock specifications are not met, creating an erroneous clock within the device.

- (2) The maximum lock time is 40 µs or 2000 input clock cycles, whichever occurs first.
- (3) Before configuration, the PLL circuits are disable and powered down. During configuration, the PLLs are still disabled. The PLLs begin to lock once the device is in the user mode. If the clock enable feature is used, lock begins once the CLKLK_ENA pin goes high in user mode.
- (4) The PLL VCO operating range is 200 MHz ð f_{VCO} ð 840 MHz for LVDS mode.

SignalTap Embedded Logic Analyzer

APEX 20K devices include device enhancements to support the SignalTap embedded logic analyzer. By including this circuitry, the APEX 20K device provides the ability to monitor design operation over a period of time through the IEEE Std. 1149.1 (JTAG) circuitry; a designer can analyze internal logic at speed without bringing internal signals to the I/O pins. This feature is particularly important for advanced packages such as FineLine BGA packages because adding a connection to a pin during the debugging process can be difficult after a board is designed and manufactured.

Table 2	6. APEX 20K 5.0-V Tolerant L	Device Capacitance Notes (2), (14)			
Symbol	Parameter	Conditions	Min	Мах	Unit
C _{IN}	Input capacitance	V _{IN} = 0 V, f = 1.0 MHz		8	pF
C _{INCLK}	Input capacitance on dedicated clock pin	V _{IN} = 0 V, f = 1.0 MHz		12	pF
C _{OUT}	Output capacitance	V _{OUT} = 0 V, f = 1.0 MHz		8	pF

Notes to Tables 23 through 26:

- (1) See the Operating Requirements for Altera Devices Data Sheet.
- All APEX 20K devices are 5.0-V tolerant. (2)
- (3) Minimum DC input is -0.5 V. During transitions, the inputs may undershoot to -2.0 V or overshoot to 5.75 V for input currents less than 100 mA and periods shorter than 20 ns.
- Numbers in parentheses are for industrial-temperature-range devices. (4)
- Maximum V_{CC} rise time is 100 ms, and V_{CC} must rise monotonically. (5)
- All pins, including dedicated inputs, clock I/O, and JTAG pins, may be driven before V_{CCINT} and V_{CCIO} are (6) powered.
- (7)Typical values are for $T_A = 25^{\circ}$ C, $V_{CCINT} = 2.5$ V, and $V_{CCIO} = 2.5$ or 3.3 V.
- These values are specified in the APEX 20K device recommended operating conditions, shown in Table 26 on (8)page 62.
- (9) The APEX 20K input buffers are compatible with 2.5-V and 3.3-V (LVTTL and LVCMOS) signals. Additionally, the input buffers are 3.3-V PCI compliant when V_{CCIO} and V_{CCINT} meet the relationship shown in Figure 33 on page 68.
- (10) The I_{OH} parameter refers to high-level TTL, PCI or CMOS output current.
- (11) The I_{OL} parameter refers to low-level TTL, PCI, or CMOS output current. This parameter applies to open-drain pins as well as output pins.
- (12) This value is specified for normal device operation. The value may vary during power-up.
- (13) Pin pull-up resistance values will be lower if an external source drives the pin higher than V_{CCIO} .
- (14) Capacitance is sample-tested only.

Tables 27 through 30 provide information on absolute maximum ratings, recommended operating conditions, DC operating conditions, and capacitance for 1.8-V APEX 20KE devices.

Symbol	Parameter	Conditions	Min	Max	Unit
V _{CCINT}	Supply voltage	With respect to ground (2)	-0.5	2.5	V
V _{CCIO}			-0.5	4.6	V
VI	DC input voltage		-0.5	4.6	V
I _{OUT}	DC output current, per pin		-25	25	mA
T _{STG}	Storage temperature	No bias	-65	150	°C
T _{AMB}	Ambient temperature	Under bias	-65	135	°C
ΤJ	Junction temperature	PQFP, RQFP, TQFP, and BGA packages, under bias		135	°C
		Ceramic PGA packages, under bias		150	°C

All specifications are always representative of worst-case supply voltage and junction temperature conditions. All output-pin-timing specifications are reported for maximum driver strength.

Figure 36 shows the f_{MAX} timing model for APEX 20K devices.




Figure 37 shows the f_{MAX} timing model for APEX 20KE devices. These parameters can be used to estimate f_{MAX} for multiple levels of logic. Quartus II software timing analysis should be used for more accurate timing information.

Table 31. APEX 2	Table 31. APEX 20K f _{MAX} Timing Parameters (Part 2 of 2)				
Symbol	Parameter				
t _{ESBDATACO2}	ESB clock-to-output delay without output registers				
t _{ESBDD}	ESB data-in to data-out delay for RAM mode				
t _{PD}	ESB macrocell input to non-registered output				
t _{PTERMSU}	ESB macrocell register setup time before clock				
t _{PTERMCO}	ESB macrocell register clock-to-output delay				
t _{F1-4}	Fanout delay using local interconnect				
t _{F5-20}	Fanout delay using MegaLab Interconnect				
t _{F20+}	Fanout delay using FastTrack Interconnect				
t _{CH}	Minimum clock high time from clock pin				
t _{CL}	Minimum clock low time from clock pin				
t _{CLRP}	LE clear pulse width				
t _{PREP}	LE preset pulse width				
t _{ESBCH}	Clock high time				
t _{ESBCL}	Clock low time				
t _{ESBWP}	Write pulse width				
t _{ESBRP}	Read pulse width				

Tables 32 and 33 describe APEX 20K external timing parameters.

Table 32. APEX 20K External Timing Parameters Note (1)					
Symbol	Clock Parameter				
t _{INSU}	Setup time with global clock at IOE register				
t _{INH}	Hold time with global clock at IOE register				
t _{оитсо}	Clock-to-output delay with global clock at IOE register				

Table 33. APEX	Table 33. APEX 20K External Bidirectional Timing Parameters Note (1)			
Symbol	Parameter	Conditions		
t _{INSUBIDIR}	Setup time for bidirectional pins with global clock at same-row or same-column LE register			
t _{INHBIDIR}	Hold time for bidirectional pins with global clock at same-row or same-column LE register			
^t OUTCOBIDIR	Clock-to-output delay for bidirectional pins with global clock at IOE register	C1 = 10 pF		
t _{XZBIDIR}	Synchronous IOE output buffer disable delay	C1 = 10 pF		
t _{ZXBIDIR}	Synchronous IOE output buffer enable delay, slow slew rate = off	C1 = 10 pF		

Symbol	Parameter	Conditions
t _{INSUBIDIR}	Setup time for bidirectional pins with global clock at LAB adjacent Input Register	
t _{INHBIDIR}	Hold time for bidirectional pins with global clock at LAB adjacent Input Register	
^t OUTCOBIDIR	Clock-to-output delay for bidirectional pins with global clock at IOE output register	C1 = 10 pF
t _{XZBIDIR}	Synchronous Output Enable Register to output buffer disable delay	C1 = 10 pF
t _{ZXBIDIR}	Synchronous Output Enable Register output buffer enable delay	C1 = 10 pF
^t INSUBIDIRPLL	Setup time for bidirectional pins with PLL clock at LAB adjacent Input Register	
t _{INHBIDIRPLL}	Hold time for bidirectional pins with PLL clock at LAB adjacent Input Register	
^t OUTCOBIDIRPLL	Clock-to-output delay for bidirectional pins with PLL clock at IOE output register	C1 = 10 pF
t _{XZBIDIRPLL}	Synchronous Output Enable Register to output buffer disable delay with PLL	C1 = 10 pF
t _{ZXBIDIRPLL}	Synchronous Output Enable Register output buffer enable delay with PLL	C1 = 10 pF

Note to Tables 38 and 39:

Г

(1) These timing parameters are sample-tested only.

Table 78. EP20K200E External Bidirectional Timing Parameters							
Symbol	-1		-	2	-3		Unit
	Min	Мах	Min	Max	Min	Max	
t _{insubidir}	2.81		3.19		3.54		ns
t _{INHBIDIR}	0.00		0.00		0.00		ns
t _{outcobidir}	2.00	5.12	2.00	5.62	2.00	6.11	ns
t _{XZBIDIR}		7.51		8.32		8.67	ns
t _{ZXBIDIR}		7.51		8.32		8.67	ns
t _{insubidirpll}	3.30		3.64		-		ns
t _{inhbidirpll}	0.00		0.00		-		ns
t _{outcobidirpll}	0.50	3.01	0.50	3.36	-	-	ns
t _{XZBIDIRPLL}		5.40		6.05		-	ns
tZXBIDIRPLL		5.40		6.05		-	ns

Tables 79 through 84 describe f_{MAX} LE Timing Microparameters, f_{MAX} ESB Timing Microparameters, f_{MAX} Routing Delays, Minimum Pulse Width Timing Parameters, External Timing Parameters, and External Bidirectional Timing Parameters for EP20K300E APEX 20KE devices.

Table 79. EP20K300E f _{MAX} LE Timing Microparameters									
Symbol	-1		-	2	-;	3	Unit		
	Min	Max	Min	Max	Min	Мах			
t _{SU}	0.16		0.17		0.18		ns		
t _H	0.31		0.33		0.38		ns		
t _{CO}		0.28		0.38		0.51	ns		
t _{LUT}		0.79		1.07		1.43	ns		

Symbol	-	1	-2		-3		Unit
	Min	Max	Min	Max	Min	Max	
t _{ESBARC}		1.79		2.44		3.25	ns
t _{ESBSRC}		2.40		3.12		4.01	ns
t _{ESBAWC}		3.41		4.65		6.20	ns
t _{ESBSWC}		3.68		4.68		5.93	ns
t _{ESBWASU}	1.55		2.12		2.83		ns
t _{ESBWAH}	0.00		0.00		0.00		ns
t _{ESBWDSU}	1.71		2.33		3.11		ns
t _{ESBWDH}	0.00		0.00		0.00		ns
t _{ESBRASU}	1.72		2.34		3.13		ns
t _{ESBRAH}	0.00		0.00		0.00		ns
t _{ESBWESU}	1.63		2.36		3.28		ns
t _{ESBWEH}	0.00		0.00		0.00		ns
t _{ESBDATASU}	0.07		0.39		0.80		ns
t _{ESBDATAH}	0.13		0.13		0.13		ns
t _{ESBWADDRSU}	0.27		0.67		1.17		ns
t _{ESBRADDRSU}	0.34		0.75		1.28		ns
t _{ESBDATACO1}		1.03		1.20		1.40	ns
t _{ESBDATACO2}		2.33		3.18		4.24	ns
t _{ESBDD}		3.41		4.65		6.20	ns
t _{PD}		1.68		2.29		3.06	ns
t _{PTERMSU}	0.96		1.48		2.14		ns
t _{PTERMCO}		1.05		1.22		1.42	ns

Table 81. EP20K300E f _{MAX} Routing Delays									
Symbol	-1			-2	-;	3	Unit		
	Min	Max	Min	Max	Min	Мах			
t _{F1-4}		0.22		0.24		0.26	ns		
t _{F5-20}		1.33		1.43		1.58	ns		
t _{F20+}		3.63		3.93		4.35	ns		

Altera Corporation

Tables 97 through 102 describe f_{MAX} LE Timing Microparameters, f_{MAX} ESB Timing Microparameters, f_{MAX} Routing Delays, Minimum Pulse Width Timing Parameters, External Timing Parameters, and External Bidirectional Timing Parameters for EP20K1000E APEX 20KE devices.

Table 97. EP2	Table 97. EP20K1000E f _{MAX} LE Timing Microparameters										
Symbol	-1 Speed Grade		-2 Spec	ed Grade	-3 Spee	d Grade	Unit				
	Min	Мах	Min	Max	Min	Max					
t _{SU}	0.25		0.25		0.25		ns				
t _H	0.25		0.25		0.25		ns				
t _{CO}		0.28		0.32		0.33	ns				
t _{LUT}		0.80		0.95		1.13	ns				

Symbol	-1 Speed Grade		-2 Spee	d Grade	-3 Spee	Unit	
	Min	Max	Min	Max	Min	Max	
t _{insubidir}	3.22		3.33		3.51		ns
t _{inhbidir}	0.00		0.00		0.00		ns
toutcobidir	2.00	5.75	2.00	6.33	2.00	6.90	ns
t _{xzbidir}		6.31		7.09		7.76	ns
t _{ZXBIDIR}		6.31		7.09		7.76	ns
t _{insubidirpl} L	3.25		3.26				ns
t _{inhbidirpll}	0.00		0.00				ns
toutcobidirpll	0.50	2.25	0.50	2.99			ns
t _{xzbidirpll}		2.81		3.80			ns
t _{zxbidirpll}		2.81		3.80			ns

Tables 103 through 108 describe f_{MAX} LE Timing Microparameters, f_{MAX} ESB Timing Microparameters, f_{MAX} Routing Delays, Minimum Pulse Width Timing Parameters, External Timing Parameters, and External Bidirectional Timing Parameters for EP20K1500E APEX 20KE devices.

Table 103. EP20K1500E f _{MAX} LE Timing Microparameters									
Symbol	-1 Speed Grade		-2 Spee	ed Grade	-3 Spee	d Grade	Unit		
	Min	Max	Min	Max	Min	Max			
t _{SU}	0.25		0.25		0.25		ns		
t _H	0.25		0.25		0.25		ns		
t _{CO}		0.28		0.32		0.33	ns		
t _{LUT}		0.80		0.95		1.13	ns		

Т

Symbol	-1 Spee	d Grade	-2 Speed Grade		-3 Spee	d Grade	Unit
	Min	Max	Min	Max	Min	Мах	1
t _{CH}	1.25		1.43		1.67		ns
t _{CL}	1.25		1.43		1.67		ns
t _{CLRP}	0.20		0.20		0.20		ns
t _{PREP}	0.20		0.20		0.20		ns
t _{ESBCH}	1.25		1.43		1.67		ns
t _{ESBCL}	1.25		1.43		1.67		ns
t _{ESBWP}	1.28		1.51		1.65		ns
t _{ESBRP}	1.11		1.29		1.41		ns

Table 107. EP20K1500E External Timing Parameters										
Symbol	ol -1 Speed Grade -2 Speed Grade		ed Grade	-3 Speed	Unit					
	Min	Max	Min	Max	Min	Max				
tINSU	3.09		3.30		3.58		ns			
t _{INH}	0.00		0.00		0.00		ns			
t _{outco}	2.00	6.18	2.00	6.81	2.00	7.36	ns			
tINSUPLL	1.94		2.08		-		ns			
t _{INHPLL}	0.00		0.00		-		ns			
toutcopll	0.50	2.67	0.50	2.99	-	-	ns			

SRAM configuration elements allow APEX 20K devices to be reconfigured in-circuit by loading new configuration data into the device. Real-time reconfiguration is performed by forcing the device into command mode with a device pin, loading different configuration data, reinitializing the device, and resuming usermode operation. In-field upgrades can be performed by distributing new configuration files.

Configuration Schemes

The configuration data for an APEX 20K device can be loaded with one of five configuration schemes (see Table 111), chosen on the basis of the target application. An EPC2 or EPC16 configuration device, intelligent controller, or the JTAG port can be used to control the configuration of an APEX 20K device. When a configuration device is used, the system can configure automatically at system power-up.

Multiple APEX 20K devices can be configured in any of five configuration schemes by connecting the configuration enable (nCE) and configuration enable output (nCEO) pins on each device.

Table 111. Data Sources for Configuration					
Configuration Scheme	Data Source				
Configuration device	EPC1, EPC2, EPC16 configuration devices				
Passive serial (PS)	MasterBlaster or ByteBlasterMV download cable or serial data source				
Passive parallel asynchronous (PPA)	Parallel data source				
Passive parallel synchronous (PPS)	Parallel data source				
JTAG	MasterBlaster or ByteBlasterMV download cable or a microprocessor				
	with a Jam or JBC File				



For more information on configuration, see *Application Note* 116 (*Configuring APEX 20K, FLEX 10K, & FLEX 6000 Devices.*)

Device Pin-Outs

See the Altera web site (http://www.altera.com) or the *Altera Digital Library* for pin-out information