Intel - EP20K100TC144-3 Datasheet





Welcome to <u>E-XFL.COM</u>

Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

Product Status	Obsolete
Number of LABs/CLBs	416
Number of Logic Elements/Cells	4160
Total RAM Bits	53248
Number of I/O	101
Number of Gates	263000
Voltage - Supply	2.375V ~ 2.625V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	144-LQFP
Supplier Device Package	144-TQFP (20x20)
Purchase URL	https://www.e-xfl.com/product-detail/intel/ep20k100tc144-3

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Table 2. Additiona	vice Features	Note (1)				
Feature	EP20K300E	EP20K400	EP20K400E	EP20K600E	EP20K1000E	EP20K1500E
Maximum system gates	728,000	1,052,000	1,052,000	1,537,000	1,772,000	2,392,000
Typical gates	300,000	400,000	400,000	600,000	1,000,000	1,500,000
LEs	11,520	16,640	16,640	24,320	38,400	51,840
ESBs	72	104	104	152	160	216
Maximum RAM bits	147,456	212,992	212,992	311,296	327,680	442,368
Maximum macrocells	1,152	1,664	1,664	2,432	2,560	3,456
Maximum user I/O pins	408	502	488	588	708	808

Note to Tables 1 and 2:

 The embedded IEEE Std. 1149.1 Joint Test Action Group (JTAG) boundary-scan circuitry contributes up to 57,000 additional gates.

Additional Features

- Designed for low-power operation
 - 1.8-V and 2.5-V supply voltage (see Table 3)
 - MultiVolt[™] I/O interface support to interface with 1.8-V, 2.5-V, 3.3-V, and 5.0-V devices (see Table 3)
 - ESB offering programmable power-saving mode

Table 3. APEX 20K Supply Voltages								
Feature	De	vice						
	EP20K100 EP20K200 EP20K400	EP20K30E EP20K60E EP20K100E EP20K160E EP20K200E EP20K300E EP20K400E EP20K600E EP20K1000E EP20K1500E						
Internal supply voltage (V _{CCINT})	2.5 V	1.8 V						
MultiVolt I/O interface voltage levels (V _{CCIO})	2.5 V, 3.3 V, 5.0 V	1.8 V, 2.5 V, 3.3 V, 5.0 V (1)						

Note to Table 3:

(1) APEX 20KE devices can be 5.0-V tolerant by using an external resistor.

Table 5. APEX 20K FineLine BGA Package Options & I/O Count Notes (1), (2)									
Device	144 Pin	324 Pin	484 Pin	672 Pin	1,020 Pin				
EP20K30E	93	128							
EP20K60E	93	196							
EP20K100		252							
EP20K100E	93	246							
EP20K160E			316						
EP20K200			382						
EP20K200E			376	376					
EP20K300E				408					
EP20K400				502 (3)					
EP20K400E				488 (3)					
EP20K600E				508 (3)	588				
EP20K1000E				508 (3)	708				
EP20K1500E					808				

Notes to Tables 4 and 5:

Г

- (1) I/O counts include dedicated input and clock pins.
- (2) APEX 20K device package types include thin quad flat pack (TQFP), plastic quad flat pack (PQFP), power quad flat pack (RQFP), 1.27-mm pitch ball-grid array (BGA), 1.00-mm pitch FineLine BGA, and pin-grid array (PGA) packages.
- (3) This device uses a thermally enhanced package, which is taller than the regular package. Consult the *Altera Device Package Information Data Sheet* for detailed package size information.

Table 6. APEX 20K QFP, BGA & PGA Package Sizes									
Feature	144-Pin TQFP	208-Pin QFP	240-Pin QFP	356-Pin BGA	652-Pin BGA	655-Pin PGA			
Pitch (mm)	0.50	0.50	0.50	1.27	1.27	-			
Area (mm ²)	484	924	1,218	1,225	2,025	3,906			
$\begin{array}{l} \text{Length} \times \text{Width} \\ \text{(mm} \times \text{mm)} \end{array}$	22 × 22	30.4 × 30.4	34.9 × 34.9	35 × 35	45 × 45	62.5 × 62.5			

Table 7. APEX 20K FineLine BGA Package Sizes								
Feature	144 Pin	324 Pin	484 Pin	672 Pin	1,020 Pin			
Pitch (mm)	1.00	1.00	1.00	1.00	1.00			
Area (mm ²)	169	361	529	729	1,089			
$\text{Length} \times \text{Width} \text{ (mm} \times \text{mm)}$	13 × 13	19×19	23 × 23	27 × 27	33 × 33			

1

Feature	APEX 20K Devices	APFX 20KF Devices
32/64-Bit, 33-MHz PCI	grades	Full compliance in -1, -2 speed grades
32/64-Bit, 66-MHz PCI	-	Full compliance in -1 speed grade
MultiVolt I/O	2.5-V or 3.3-V V _{CCIO}	1.8-V, 2.5-V, or 3.3-V V _{CCIO}
	V _{CCIO} selected for device	V _{CCIO} selected block-by-block
	Certain devices are 5.0-V tolerant	5.0-V tolerant with use of external resistor
ClockLock support	Clock delay reduction	Clock delay reduction
	2× and 4× clock multiplication	$m/(n \times v)$ or $m/(n \times k)$ clock multiplication
		Drive ClockLock output off-chip
		External clock feedback
		ClockShift
		LVDS support
		Up to four PLLs
		ClockShift, clock phase adjustment
Dedicated clock and input pins	Six	Eight
I/O standard support	2.5-V, 3.3-V, 5.0-V I/O	1.8-V, 2.5-V, 3.3-V, 5.0-V I/O
	3.3-V PCI	2.5-V I/O
	Low-voltage complementary	3.3-V PCI and PCI-X
	metal-oxide semiconductor	3.3-V Advanced Graphics Port (AGP)
	(LVCMOS)	Center tap terminated (CTT)
	Low-voltage transistor-to-transistor	GTL+
	logic (LVTTL)	LVCMOS
		True-LVDS and LVPECL data pins
		(In EP20K300E and larger devices)
		LVDS and LVPECL signaling (in all BGA
		and FineLine BGA devices)
		LVDS and LVPECL data pins up to
		156 Mbps (III - I speed grade devices)
		SSTL-3 Class Land II
Memory support	Dual-port BAM	CAM
	FIFO	Dual-port BAM
	BAM	FIFO
	BOM	BAM
		ROM

All APEX 20K devices are reconfigurable and are 100% tested prior to shipment. As a result, test vectors do not have to be generated for fault coverage purposes. Instead, the designer can focus on simulation and design verification. In addition, the designer does not need to manage inventories of different application-specific integrated circuit (ASIC) designs; APEX 20K devices can be configured on the board for the specific functionality required.

APEX 20K devices are configured at system power-up with data stored in an Altera serial configuration device or provided by a system controller. Altera offers in-system programmability (ISP)-capable EPC1, EPC2, and EPC16 configuration devices, which configure APEX 20K devices via a serial data stream. Moreover, APEX 20K devices contain an optimized interface that permits microprocessors to configure APEX 20K devices serially or in parallel, and synchronously or asynchronously. The interface also enables microprocessors to treat APEX 20K devices as memory and configure the device by writing to a virtual memory location, making reconfiguration easy.

After an APEX 20K device has been configured, it can be reconfigured in-circuit by resetting the device and loading new data. Real-time changes can be made during system operation, enabling innovative reconfigurable computing applications.

APEX 20K devices are supported by the Altera Quartus II development system, a single, integrated package that offers HDL and schematic design entry, compilation and logic synthesis, full simulation and worst-case timing analysis, SignalTap logic analysis, and device configuration. The Quartus II software runs on Windows-based PCs, Sun SPARCstations, and HP 9000 Series 700/800 workstations.

The Quartus II software provides NativeLink interfaces to other industrystandard PC- and UNIX workstation-based EDA tools. For example, designers can invoke the Quartus II software from within third-party design tools. Further, the Quartus II software contains built-in optimized synthesis libraries; synthesis tools can use these libraries to optimize designs for APEX 20K devices. For example, the Synopsys Design Compiler library, supplied with the Quartus II development system, includes DesignWare functions optimized for the APEX 20K architecture. Each LE has two outputs that drive the local, MegaLAB, or FastTrack Interconnect routing structure. Each output can be driven independently by the LUT's or register's output. For example, the LUT can drive one output while the register drives the other output. This feature, called register packing, improves device utilization because the register and the LUT can be used for unrelated functions. The LE can also drive out registered and unregistered versions of the LUT output.

The APEX 20K architecture provides two types of dedicated high-speed data paths that connect adjacent LEs without using local interconnect paths: carry chains and cascade chains. A carry chain supports high-speed arithmetic functions such as counters and adders, while a cascade chain implements wide-input functions such as equality comparators with minimum delay. Carry and cascade chains connect LEs 1 through 10 in an LAB and all LABs in the same MegaLAB structure.

Carry Chain

The carry chain provides a very fast carry-forward function between LEs. The carry-in signal from a lower-order bit drives forward into the higherorder bit via the carry chain, and feeds into both the LUT and the next portion of the carry chain. This feature allows the APEX 20K architecture to implement high-speed counters, adders, and comparators of arbitrary width. Carry chain logic can be created automatically by the Quartus II software Compiler during design processing, or manually by the designer during design entry. Parameterized functions such as library of parameterized modules (LPM) and DesignWare functions automatically take advantage of carry chains for the appropriate functions.

The Quartus II software Compiler creates carry chains longer than ten LEs by linking LABs together automatically. For enhanced fitting, a long carry chain skips alternate LABs in a MegaLAB[™] structure. A carry chain longer than one LAB skips either from an even-numbered LAB to the next even-numbered LAB, or from an odd-numbered LAB to the next odd-numbered LAB. For example, the last LE of the first LAB in the upper-left MegaLAB structure carries to the first LE of the third LAB in the MegaLAB structure.

Figure 6 shows how an *n*-bit full adder can be implemented in n + 1 LEs with the carry chain. One portion of the LUT generates the sum of two bits using the input signals and the carry-in signal; the sum is routed to the output of the LE. The register can be bypassed for simple adders or used for accumulator functions. Another portion of the LUT and the carry chain logic generates the carry-out signal, which is routed directly to the carry-in signal of the next-higher-order bit. The final carry-out signal is routed to an LE, where it is driven onto the local, MegaLAB, or FastTrack Interconnect routing structures.

LE Operating Modes

The APEX 20K LE can operate in one of the following three modes:

- Normal mode
- Arithmetic mode
- Counter mode

Each mode uses LE resources differently. In each mode, seven available inputs to the LE—the four data inputs from the LAB local interconnect, the feedback from the programmable register, and the carry-in and cascade-in from the previous LE—are directed to different destinations to implement the desired logic function. LAB-wide signals provide clock, asynchronous clear, asynchronous preset, asynchronous load, synchronous clear, synchronous load, and clock enable control for the register. These LAB-wide signals are available in all LE modes.

The Quartus II software, in conjunction with parameterized functions such as LPM and DesignWare functions, automatically chooses the appropriate mode for common functions such as counters, adders, and multipliers. If required, the designer can also create special-purpose functions that specify which LE operating mode to use for optimal performance. Figure 8 shows the LE operating modes. Figure 11 shows the intersection of a row and column interconnect, and how these forms of interconnects and LEs drive each other.



Figure 11. Driving the FastTrack Interconnect

APEX 20KE devices include an enhanced interconnect structure for faster routing of input signals with high fan-out. Column I/O pins can drive the FastRow[™] interconnect, which routes signals directly into the local interconnect without having to drive through the MegaLAB interconnect. FastRow lines traverse two MegaLAB structures. Also, these pins can drive the local interconnect directly for fast setup times. On EP20K300E and larger devices, the FastRow interconnect drives the two MegaLABs in the top left corner, the two MegaLABs in the top right corner, the two MegaLABS in the bottom left corner, and the two MegaLABs in the bottom right corner. On EP20K200E and smaller devices, FastRow interconnect drives the two MegaLABs on the top and the two MegaLABs on the bottom of the device. On all devices, the FastRow interconnect drives all local interconnect in the appropriate MegaLABs except the local interconnect on the side of the MegaLAB opposite the ESB. Pins using the FastRow interconnect achieve a faster set-up time, as the signal does not need to use a MegaLAB interconnect line to reach the destination LE. Figure 12 shows the FastRow interconnect.





Embedded System Block

The ESB can implement various types of memory blocks, including dual-port RAM, ROM, FIFO, and CAM blocks. The ESB includes input and output registers; the input registers synchronize writes, and the output registers can pipeline designs to improve system performance. The ESB offers a dual-port mode, which supports simultaneous reads and writes at two different clock frequencies. Figure 17 shows the ESB block diagram.







Figure 29. APEX 20KE I/O Banks

Notes to Figure 29:

- For more information on placing I/O pins in LVDS blocks, refer to the Guidelines for Using LVDS Blocks section in Application Note 120 (Using LVDS in APEX 20KE Devices).
- (2) If the LVDS input and output blocks are not used for LVDS, they can support all of the I/O standards and can be used as input, output, or bidirectional pins with V_{CCIO} set to 3.3 V, 2.5 V, or 1.8 V.

Power Sequencing & Hot Socketing

Because APEX 20K and APEX 20KE devices can be used in a mixedvoltage environment, they have been designed specifically to tolerate any possible power-up sequence. Therefore, the V_{CCIO} and V_{CCINT} power supplies may be powered in any order.

For more information, please refer to the "Power Sequencing Considerations" section in the *Configuring APEX 20KE & APEX 20KC Devices* chapter of the *Configuration Devices Handbook*.

Signals can be driven into APEX 20K devices before and during power-up without damaging the device. In addition, APEX 20K devices do not drive out during power-up. Once operating conditions are reached and the device is configured, APEX 20K and APEX 20KE devices operate as specified by the user.

Table 2	Table 26. APEX 20K 5.0-V Tolerant Device Capacitance Notes (2), (14)								
Symbol	Parameter	Conditions	Min	Max	Unit				
C _{IN}	Input capacitance	V _{IN} = 0 V, f = 1.0 MHz		8	pF				
CINCLK	Input capacitance on dedicated clock pin	V _{IN} = 0 V, f = 1.0 MHz		12	pF				
C _{OUT}	Output capacitance	V _{OUT} = 0 V, f = 1.0 MHz		8	pF				

Notes to Tables 23 through 26:

- (1) See the Operating Requirements for Altera Devices Data Sheet.
- All APEX 20K devices are 5.0-V tolerant. (2)
- (3) Minimum DC input is -0.5 V. During transitions, the inputs may undershoot to -2.0 V or overshoot to 5.75 V for input currents less than 100 mA and periods shorter than 20 ns.
- Numbers in parentheses are for industrial-temperature-range devices. (4)
- Maximum V_{CC} rise time is 100 ms, and V_{CC} must rise monotonically. (5)
- All pins, including dedicated inputs, clock I/O, and JTAG pins, may be driven before V_{CCINT} and V_{CCIO} are (6) powered.
- (7)Typical values are for $T_A = 25^{\circ}$ C, $V_{CCINT} = 2.5$ V, and $V_{CCIO} = 2.5$ or 3.3 V.
- These values are specified in the APEX 20K device recommended operating conditions, shown in Table 26 on (8)page 62.
- (9) The APEX 20K input buffers are compatible with 2.5-V and 3.3-V (LVTTL and LVCMOS) signals. Additionally, the input buffers are 3.3-V PCI compliant when V_{CCIO} and V_{CCINT} meet the relationship shown in Figure 33 on page 68.
- (10) The I_{OH} parameter refers to high-level TTL, PCI or CMOS output current.
- (11) The I_{OL} parameter refers to low-level TTL, PCI, or CMOS output current. This parameter applies to open-drain pins as well as output pins.
- (12) This value is specified for normal device operation. The value may vary during power-up.
- (13) Pin pull-up resistance values will be lower if an external source drives the pin higher than V_{CCIO} .
- (14) Capacitance is sample-tested only.

Tables 27 through 30 provide information on absolute maximum ratings, recommended operating conditions, DC operating conditions, and capacitance for 1.8-V APEX 20KE devices.

Table 2	Table 27. APEX 20KE Device Absolute Maximum Ratings Note (1)									
Symbol	Parameter	Conditions	Min	Max	Unit					
V _{CCINT}	Supply voltage	With respect to ground (2)	-0.5	2.5	V					
V _{CCIO}			-0.5	4.6	V					
VI	DC input voltage		-0.5	4.6	V					
I _{OUT}	DC output current, per pin		-25	25	mA					
T _{STG}	Storage temperature	No bias	-65	150	°C					
T _{AMB}	Ambient temperature	Under bias	-65	135	°C					
Τ _J	Junction temperature	PQFP, RQFP, TQFP, and BGA packages, under bias		135	°C					
		Ceramic PGA packages, under bias		150	°C					

Symbol	-1 Spee	ed Grade	-2 Spee	d Grade	-3 Spee	ed Grade	Units
	Min	Max	Min	Max	Min	Max	
t _{SU}	0.1		0.3		0.6		ns
t _H	0.5		0.8		0.9		ns
t _{CO}		0.1		0.4		0.6	ns
t _{LUT}		1.0		1.2		1.4	ns
t _{ESBRC}		1.7		2.1		2.4	ns
t _{ESBWC}		5.7		6.9		8.1	ns
t _{ESBWESU}	3.3		3.9		4.6		ns
t _{ESBDATASU}	2.2		2.7		3.1		ns
t _{ESBDATAH}	0.6		0.8		0.9		ns
t _{ESBADDRSU}	2.4		2.9		3.3		ns
t _{ESBDATACO1}		1.3		1.6		1.8	ns
t _{ESBDATACO2}		2.5		3.1		3.6	ns
t _{ESBDD}		2.5		3.3		3.6	ns
t _{PD}		2.5		3.1		3.6	ns
t _{PTERMSU}	1.7		2.1		2.4		ns
t _{PTERMCO}		1.0		1.2		1.4	ns
t _{F1-4}		0.4		0.5		0.6	ns
t _{F5-20}		2.6		2.8		2.9	ns
t _{F20+}		3.7		3.8		3.9	ns
t _{CH}	2.0		2.5		3.0		ns
t _{CL}	2.0		2.5		3.0		ns
t _{CLRP}	0.5		0.6		0.8		ns
t _{PREP}	0.5		0.5		0.5		ns
t _{ESBCH}	2.0		2.5		3.0		ns
t _{ESBCL}	2.0		2.5		3.0		ns
t _{ESBWP}	1.5		1.9		2.2		ns
t _{ESBRP}	1.0		1.2		1.4		ns

Tables 43 through 48 show the I/O external and external bidirectional timing parameter values for EP20K100, EP20K200, and EP20K400 APEX 20K devices.

Table 46. EP20K200 External Bidirectional Timing Parameters								
Symbol	-1 Spee	d Grade	-2 Spe	-2 Speed Grade		-3 Speed Grade		
	Min	Max	Min	Max	Min	Max		
t _{INSUBIDIR} (1)	1.9		2.3		2.6		ns	
t _{INHBIDIR} (1)	0.0		0.0		0.0		ns	
t _{OUTCOBIDIR} (1)	2.0	4.6	2.0	5.6	2.0	6.8	ns	
t _{XZBIDIR} (1)		5.0		5.9		6.9	ns	
t _{ZXBIDIR} (1)		5.0		5.9		6.9	ns	
t _{INSUBIDIR} (2)	1.1		1.2		-		ns	
t _{INHBIDIR} (2)	0.0		0.0		-		ns	
t _{OUTCOBIDIR} (2)	0.5	2.7	0.5	3.1	-	-	ns	
t _{XZBIDIR} (2)		4.3		5.0		-	ns	
t _{ZXBIDIR} (2)		4.3		5.0		-	ns	

Table 47. EP20K400 External Timing Parameters

Symbol	-1 Speed Grade		-2 Speed Grade		-3 Speed	Unit		
	Min	Max	Min	Max	Min	Max		
t _{INSU} (1)	1.4		1.8		2.0		ns	
t _{INH} (1)	0.0		0.0		0.0		ns	
t _{OUTCO} (1)	2.0	4.9	2.0	6.1	2.0	7.0	ns	
t _{INSU} (2)	0.4		1.0		-		ns	
t _{INH} (2)	0.0		0.0		-		ns	
t _{OUTCO} (2)	0.5	3.1	0.5	4.1	-	-	ns	

Table 48. EP20K400 External Bidirectional Timing Parameters

Symbol	-1 Spee	d Grade	-2 Spee	d Grade	-3 Spee	ed Grade	Unit
	Min	Max	Min	Max	Min	Max	
t _{INSUBIDIR} (1)	1.4		1.8		2.0		ns
t _{INHBIDIR} (1)	0.0		0.0		0.0		ns
t _{OUTCOBIDIR} (1)	2.0	4.9	2.0	6.1	2.0	7.0	ns
t _{XZBIDIR} (1)		7.3		8.9		10.3	ns
t _{ZXBIDIR} (1)		7.3		8.9		10.3	ns
t _{INSUBIDIR} (2)	0.5		1.0		-		ns
t _{INHBIDIR} (2)	0.0		0.0		-		ns
t _{OUTCOBIDIR} (2)	0.5	3.1	0.5	4.1	-	-	ns
t _{XZBIDIR} (2)		6.2		7.6		-	ns
t _{ZXBIDIR} (2)		6.2		7.6		_	ns

Altera Corporation

Notes to Tables 43 through 48:

- (1) This parameter is measured without using ClockLock or ClockBoost circuits.
- (2) This parameter is measured using ClockLock or ClockBoost circuits.

Tables 49 through 54 describe f_{MAX} LE Timing Microparameters, f_{MAX} ESB Timing Microparameters, f_{MAX} Routing Delays, Minimum Pulse Width Timing Parameters, External Timing Parameters, and External Bidirectional Timing Parameters for EP20K30E APEX 20KE devices.

Table 49. EP2	Table 49. EP20K30E f _{MAX} LE Timing Microparameters											
Symbol		-1		-2	-	Unit						
	Min	Max	Min	Max	Min	Max						
t _{SU}	0.01		0.02		0.02		ns					
t _H	0.11		0.16		0.23		ns					
t _{CO}		0.32		0.45		0.67	ns					
t _{LUT}		0.85		1.20		1.77	ns					

Table 64. EP2	Table 64. EP20K100E Minimum Pulse Width Timing Parameters										
Symbol	-	-1		-2		3	Unit				
	Min	Max	Min	Max	Min	Max					
t _{CH}	2.00		2.00		2.00		ns				
t _{CL}	2.00		2.00		2.00		ns				
t _{CLRP}	0.20		0.20		0.20		ns				
t _{PREP}	0.20		0.20		0.20		ns				
t _{ESBCH}	2.00		2.00		2.00		ns				
t _{ESBCL}	2.00		2.00		2.00		ns				
t _{ESBWP}	1.29		1.53		1.66		ns				
t _{ESBRP}	1.11		1.29		1.41		ns				

Table 65. EP2	Table 65. EP20K100E External Timing Parameters												
Symbol	-	1		-2		}	Unit						
	Min	Max	Min	Max	Min	Max							
t _{INSU}	2.23		2.32		2.43		ns						
t _{INH}	0.00		0.00		0.00		ns						
t _{outco}	2.00	4.86	2.00	5.35	2.00	5.84	ns						
t _{INSUPLL}	1.58		1.66		-		ns						
t _{INHPLL}	0.00		0.00		-		ns						
t _{outcopll}	0.50	2.96	0.50	3.29	-	-	ns						

Table 66. EP20K100E External Bidirectional Timing Parameters											
Symbol	-	1	-	-2		-3	Unit				
	Min	Max	Min	Max	Min	Max					
t _{insubidir}	2.74		2.96		3.19		ns				
t _{inhbidir}	0.00		0.00		0.00		ns				
t _{outcobidir}	2.00	4.86	2.00	5.35	2.00	5.84	ns				
t _{XZBIDIR}		5.00		5.48		5.89	ns				
t _{ZXBIDIR}		5.00		5.48		5.89	ns				
t _{insubidirpll}	4.64		5.03		-		ns				
t _{inhbidirpll}	0.00		0.00		-		ns				
t _{outcobidirpll}	0.50	2.96	0.50	3.29	-	-	ns				
t _{xzbidirpll}		3.10		3.42		-	ns				
t _{ZXBIDIRPLL}		3.10		3.42		-	ns				

Table 72. EP20K16	Table 72. EP20K160E External Bidirectional Timing Parameters											
Symbol	-1		-2		-3		Unit					
	Min	Max	Min	Max	Min	Max						
t _{insubidir}	2.86		3.24		3.54		ns					
t _{inhbidir}	0.00		0.00		0.00		ns					
t _{outcobidir}	2.00	5.07	2.00	5.59	2.00	6.13	ns					
t _{XZBIDIR}		7.43		8.23		8.58	ns					
t _{ZXBIDIR}		7.43		8.23		8.58	ns					
t _{insubidirpll}	4.93		5.48		-		ns					
t _{inhbidirpll}	0.00		0.00		-		ns					
toutcobidirpll	0.50	3.00	0.50	3.35	-	-	ns					
t _{XZBIDIRPLL}		5.36		5.99		-	ns					
t _{ZXBIDIRPLL}		5.36		5.99		-	ns					

Tables 73 through 78 describe f_{MAX} LE Timing Microparameters, f_{MAX} ESB Timing Microparameters, f_{MAX} Routing Delays, Minimum Pulse Width Timing Parameters, External Timing Parameters, and External Bidirectional Timing Parameters for EP20K200E APEX 20KE devices.

Table 73. EP20K200E f _{MAX} LE Timing Microparameters											
Symbol		1	-2		-3		Unit				
	Min	Max	Min	Max	Min	Max					
t _{SU}	0.23		0.24		0.26		ns				
t _H	0.23		0.24		0.26		ns				
t _{CO}		0.26		0.31		0.36	ns				
t _{LUT}		0.70		0.90		1.14	ns				

Altera Corporation

Table 82. EP	Table 82. EP20K300E Minimum Pulse Width Timing Parameters											
Symbol	-	1	-	-2		}	Unit					
	Min	Max	Min	Max	Min	Max						
t _{CH}	1.25		1.43		1.67		ns					
t _{CL}	1.25		1.43		1.67		ns					
t _{CLRP}	0.19		0.26		0.35		ns					
t _{PREP}	0.19		0.26		0.35		ns					
t _{ESBCH}	1.25		1.43		1.67		ns					
t _{ESBCL}	1.25		1.43		1.67		ns					
t _{ESBWP}	1.25		1.71		2.28		ns					
t _{ESBRP}	1.01		1.38		1.84		ns					

Table 83. EP20K300E External Timing Parameters												
Symbol	-	1		-2	-3	}	Unit					
	Min	Max	Min	Max	Min	Max						
t _{INSU}	2.31		2.44		2.57		ns					
t _{INH}	0.00		0.00		0.00		ns					
t _{outco}	2.00	5.29	2.00	5.82	2.00	6.24	ns					
tINSUPLL	1.76		1.85		-		ns					
t _{INHPLL}	0.00		0.00		-		ns					
toutcopll	0.50	2.65	0.50	2.95	-	-	ns					

Table 84. EP20K300E External Bidirectional Timing Parameters											
Symbol	-1		-:	-2		3	Unit				
	Min	Max	Min	Мах	Min	Max					
t _{insubidir}	2.77		2.85		3.11		ns				
t _{inhbidir}	0.00		0.00		0.00		ns				
t _{outcobidir}	2.00	5.29	2.00	5.82	2.00	6.24	ns				
t _{XZBIDIR}		7.59		8.30		9.09	ns				
t _{ZXBIDIR}		7.59		8.30		9.09	ns				
t _{insubidirpll}	2.50		2.76		-		ns				
t _{inhbidirpll}	0.00		0.00		-		ns				
t _{outcobidirpll}	0.50	2.65	0.50	2.95	-	-	ns				
t _{XZBIDIRPLL}		5.00		5.43		-	ns				
t _{ZXBIDIRPLL}		5.00		5.43		-	ns				

Table 94. EP2	Table 94. EP20K600E Minimum Pulse Width Timing Parameters												
Symbol	-1 Spee	d Grade	-2 Spee	d Grade	-3 Speed	l Grade	Unit						
	Min	Max	Min	Max	Min	Max							
t _{CH}	2.00		2.50		2.75		ns						
t _{CL}	2.00		2.50		2.75		ns						
t _{CLRP}	0.18		0.26		0.34		ns						
t _{PREP}	0.18		0.26		0.34		ns						
t _{ESBCH}	2.00		2.50		2.75		ns						
t _{ESBCL}	2.00		2.50		2.75		ns						
t _{ESBWP}	1.17		1.68		2.18		ns						
t _{ESBRP}	0.95		1.35		1.76		ns						

Table 95. EP2	Table 95. EP20K600E External Timing Parameters												
Symbol	-1 Spee	d Grade	-2 Spee	-2 Speed Grade		d Grade	Unit						
	Min	Max	Min	Max	Min	Max							
t _{INSU}	2.74		2.74		2.87		ns						
t _{INH}	0.00		0.00		0.00		ns						
t _{outco}	2.00	5.51	2.00	6.06	2.00	6.61	ns						
tINSUPLL	1.86		1.96		-		ns						
t _{INHPLL}	0.00		0.00		-		ns						
toutcopll	0.50	2.62	0.50	2.91	-	-	ns						

Table 96. EP20K600E External Bidirectional Timing Parameters									
Symbol	-1 Speed Grade		-2 Speed Grade		-3 Speed Grade		Unit		
	Min	Max	Min	Мах	Min	Max			
t _{insubidir}	0.64		0.98		1.08		ns		
t _{inhbidir}	0.00		0.00		0.00		ns		
t _{outcobidir}	2.00	5.51	2.00	6.06	2.00	6.61	ns		
t _{XZBIDIR}		6.10		6.74		7.10	ns		
t _{ZXBIDIR}		6.10		6.74		7.10	ns		
t _{insubidirpll}	2.26		2.68		-		ns		
t _{inhbidirpll}	0.00		0.00		-		ns		
toutcobidirpll	0.50	2.62	0.50	2.91	-	-	ns		
t _{XZBIDIRPLL}		3.21		3.59		-	ns		
t _{ZXBIDIRPLL}		3.21		3.59		-	ns		

Tables 97 through 102 describe f_{MAX} LE Timing Microparameters, f_{MAX} ESB Timing Microparameters, f_{MAX} Routing Delays, Minimum Pulse Width Timing Parameters, External Timing Parameters, and External Bidirectional Timing Parameters for EP20K1000E APEX 20KE devices.

Table 97. EP20K1000E f _{MAX} LE Timing Microparameters									
Symbol	-1 Spee	ed Grade	-2 Spe	ed Grade	-3 Speed	d Grade	Unit		
	Min	Max	Min	Max	Min	Max			
t _{SU}	0.25		0.25		0.25		ns		
t _H	0.25		0.25		0.25		ns		
t _{CO}		0.28		0.32		0.33	ns		
t _{LUT}		0.80		0.95		1.13	ns		

Table 104. EP20K1500E f _{MAX} ESB Timing Microparameters									
Symbol	-1 Spee	-1 Speed Grade		-2 Speed Grade		-3 Speed Grade			
	Min	Max	Min	Max	Min	Max			
t _{ESBARC}		1.78		2.02		1.95	ns		
t _{ESBSRC}		2.52		2.91		3.14	ns		
t _{ESBAWC}		3.52		4.11		4.40	ns		
t _{ESBSWC}		3.23		3.84		4.16	ns		
t _{ESBWASU}	0.62		0.67		0.61		ns		
t _{ESBWAH}	0.41		0.55		0.55		ns		
t _{ESBWDSU}	0.77		0.79		0.81		ns		
t _{ESBWDH}	0.41		0.55		0.55		ns		
t _{ESBRASU}	1.74		1.92		1.85		ns		
t _{ESBRAH}	0.00		0.01		0.23		ns		
t _{ESBWESU}	2.07		2.28		2.41		ns		
t _{ESBWEH}	0.00		0.00		0.00		ns		
t _{ESBDATASU}	0.25		0.27		0.29		ns		
t _{ESBDATAH}	0.13		0.13		0.13		ns		
t _{ESBWADDRSU}	0.11		0.04		0.11		ns		
t _{ESBRADDRSU}	0.14		0.11		0.16		ns		
t _{ESBDATACO1}		1.29		1.50		1.63	ns		
t _{ESBDATACO2}		2.55		2.99		3.22	ns		
t _{ESBDD}		3.12		3.57		3.85	ns		
t _{PD}		1.84		2.13		2.32	ns		
t _{PTERMSU}	1.08		1.19		1.32		ns		
t _{PTERMCO}		1.31		1.53		1.66	ns		

Table 105. EP20K1500E f _{MAX} Routing Delays									
Symbol	-1 Spe	ed Grade	-2 Spe	d Grade -3 Spe		ed Grade	Unit		
	Min	Max	Min	Max	Min	Max			
t _{F1-4}		0.28		0.28		0.28	ns		
t _{F5-20}		1.36		1.50		1.62	ns		
t _{F20+}		4.43		4.48		5.07	ns		

Table 108. EP20K1500E External Bidirectional Timing Parameters										
Symbol	-1 Speed Grade		-2 Speed Grade		-3 Speed Grade		Unit			
	Min	Max	Min	Max	Min	Max	1			
t _{insubidir}	3.47		3.68		3.99		ns			
t _{inhbidir}	0.00		0.00		0.00		ns			
toutcobidir	2.00	6.18	2.00	6.81	2.00	7.36	ns			
t _{XZBIDIR}		6.91		7.62		8.38	ns			
t _{ZXBIDIR}		6.91		7.62		8.38	ns			
t _{insubidirpll}	3.05		3.26				ns			
t _{inhbidirpll}	0.00		0.00				ns			
t _{outcobidirpll}	0.50	2.67	0.50	2.99			ns			
t _{XZBIDIRPLL}		3.41		3.80			ns			
t _{ZXBIDIRPLL}		3.41		3.80			ns			

Tables 109 and 110 show selectable I/O standard input and output delays for APEX 20KE devices. If you select an I/O standard input or output delay other than LVCMOS, add or subtract the selected speed grade to or from the LVCMOS value.

Table 109. Selectable I/O Standard Input Delays									
Symbol	-1 Speed Grade		-2 Spec	-2 Speed Grade		-3 Speed Grade			
	Min	Max	Min	Max	Min	Max	Min		
LVCMOS		0.00		0.00		0.00	ns		
LVTTL		0.00		0.00		0.00	ns		
2.5 V		0.00		0.04		0.05	ns		
1.8 V		-0.11		0.03		0.04	ns		
PCI		0.01		0.09		0.10	ns		
GTL+		-0.24		-0.23		-0.19	ns		
SSTL-3 Class I		-0.32		-0.21		-0.47	ns		
SSTL-3 Class II		-0.08		0.03		-0.23	ns		
SSTL-2 Class I		-0.17		-0.06		-0.32	ns		
SSTL-2 Class II		-0.16		-0.05		-0.31	ns		
LVDS		-0.12		-0.12		-0.12	ns		
CTT		0.00		0.00		0.00	ns		
AGP		0.00		0.00		0.00	ns		

Г