



Welcome to [E-XFL.COM](#)

### **Understanding Embedded - FPGAs (Field Programmable Gate Array)**

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications,

#### **Details**

Product Status	Obsolete
Number of LABs/CLBs	5184
Number of Logic Elements/Cells	51840
Total RAM Bits	442368
Number of I/O	-
Number of Gates	2392000
Voltage - Supply	1.71V ~ 1.89V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	-
Supplier Device Package	-
Purchase URL	<a href="https://www.e-xfl.com/product-detail/intel/ep20k1500egc984-2">https://www.e-xfl.com/product-detail/intel/ep20k1500egc984-2</a>

**Table 8. Comparison of APEX 20K & APEX 20KE Features**

<b>Feature</b>	<b>APEX 20K Devices</b>	<b>APEX 20KE Devices</b>
MultiCore system integration	Full support	Full support
SignalTap logic analysis	Full support	Full support
32/64-Bit, 33-MHz PCI	Full compliance in -1, -2 speed grades	Full compliance in -1, -2 speed grades
32/64-Bit, 66-MHz PCI	-	Full compliance in -1 speed grade
MultiVolt I/O	2.5-V or 3.3-V $V_{CCIO}$ $V_{CCIO}$ selected for device Certain devices are 5.0-V tolerant	1.8-V, 2.5-V, or 3.3-V $V_{CCIO}$ $V_{CCIO}$ selected block-by-block 5.0-V tolerant with use of external resistor
ClockLock support	Clock delay reduction 2 $\times$ and 4 $\times$ clock multiplication	Clock delay reduction $m/(n \times v)$ or $m/(n \times k)$ clock multiplication Drive ClockLock output off-chip External clock feedback ClockShift LVDS support Up to four PLLs ClockShift, clock phase adjustment
Dedicated clock and input pins	Six	Eight
I/O standard support	2.5-V, 3.3-V, 5.0-V I/O 3.3-V PCI Low-voltage complementary metal-oxide semiconductor (LVCMOS) Low-voltage transistor-to-transistor logic (LVTTL)	1.8-V, 2.5-V, 3.3-V, 5.0-V I/O 2.5-V I/O 3.3-V PCI and PCI-X 3.3-V Advanced Graphics Port (AGP) Center tap terminated (CTT) GTL+ LVCMOS LVTTL True-LVDS and LVPECL data pins (in EP20K300E and larger devices) LVDS and LVPECL signaling (in all BGA and FineLine BGA devices) LVDS and LVPECL data pins up to 156 Mbps (in -1 speed grade devices) HSTL Class I PCI-X SSTL-2 Class I and II SSTL-3 Class I and II
Memory support	Dual-port RAM FIFO RAM ROM	CAM Dual-port RAM FIFO RAM ROM


All APEX 20K devices are reconfigurable and are 100% tested prior to shipment. As a result, test vectors do not have to be generated for fault coverage purposes. Instead, the designer can focus on simulation and design verification. In addition, the designer does not need to manage inventories of different application-specific integrated circuit (ASIC) designs; APEX 20K devices can be configured on the board for the specific functionality required.

APEX 20K devices are configured at system power-up with data stored in an Altera serial configuration device or provided by a system controller. Altera offers in-system programmability (ISP)-capable EPC1, EPC2, and EPC16 configuration devices, which configure APEX 20K devices via a serial data stream. Moreover, APEX 20K devices contain an optimized interface that permits microprocessors to configure APEX 20K devices serially or in parallel, and synchronously or asynchronously. The interface also enables microprocessors to treat APEX 20K devices as memory and configure the device by writing to a virtual memory location, making reconfiguration easy.


After an APEX 20K device has been configured, it can be reconfigured in-circuit by resetting the device and loading new data. Real-time changes can be made during system operation, enabling innovative reconfigurable computing applications.

APEX 20K devices are supported by the Altera Quartus II development system, a single, integrated package that offers HDL and schematic design entry, compilation and logic synthesis, full simulation and worst-case timing analysis, SignalTap logic analysis, and device configuration. The Quartus II software runs on Windows-based PCs, Sun SPARCstations, and HP 9000 Series 700/800 workstations.

The Quartus II software provides NativeLink interfaces to other industry-standard PC- and UNIX workstation-based EDA tools. For example, designers can invoke the Quartus II software from within third-party design tools. Further, the Quartus II software contains built-in optimized synthesis libraries; synthesis tools can use these libraries to optimize designs for APEX 20K devices. For example, the Synopsys Design Compiler library, supplied with the Quartus II development system, includes DesignWare functions optimized for the APEX 20K architecture.

**Figure 8. APEX 20K LE Operating Modes****Notes to Figure 8:**


- (1) LEs in normal mode support register packing.
- (2) There are two LAB-wide clock enables per LAB.
- (3) When using the carry-in in normal mode, the packed register feature is unavailable.
- (4) A register feedback multiplexer is available on LE1 of each LAB.
- (5) The DATA1 and DATA2 input signals can supply counter enable, up or down control, or register feedback signals for LEs other than the second LE in an LAB.
- (6) The LAB-wide synchronous clear and LAB wide synchronous load affect all registers in an LAB.

**Figure 9. APEX 20K Interconnect Structure**

A row line can be driven directly by LEs, IOEs, or ESBs in that row. Further, a column line can drive a row line, allowing an LE, IOE, or ESB to drive elements in a different row via the column and row interconnect. The row interconnect drives the **MegaLAB** interconnect to drive LEs, IOEs, or ESBs in a particular **MegaLAB** structure.

A column line can be directly driven by LEs, IOEs, or ESBs in that column. A column line on a device's left or right edge can also be driven by row IOEs. The column line is used to route signals from one row to another. A column line can drive a row line; it can also drive the **MegaLAB** interconnect directly, allowing faster connections between rows.

[Figure 10](#) shows how the FastTrack Interconnect uses the local interconnect to drive LEs within **MegaLAB** structures.

**Figure 10. FastTrack Connection to Local Interconnect**





**Figure 12. APEX 20KE FastRow Interconnect**

Table 9 summarizes how various elements of the APEX 20K architecture drive each other.

**Figure 18. Deep Memory Block Implemented with Multiple ESBs**

The ESB implements two forms of dual-port memory: read/write clock mode and input/output clock mode. The ESB can also be used for bidirectional, dual-port memory applications in which two ports read or write simultaneously. To implement this type of dual-port memory, two or four ESBs are used to support two simultaneous reads or writes. This functionality is shown in [Figure 19](#).

**Figure 19. APEX 20K ESB Implementing Dual-Port RAM**

**Figure 30. Specifications for the Incoming & Generated Clocks Note (1)****Note to Figure 30:**

- (1) The  $t_I$  parameter refers to the nominal input clock period; the  $t_O$  parameter refers to the nominal output clock period.

Table 15 summarizes the APEX 20K ClockLock and ClockBoost parameters for -1 speed-grade devices.

**Table 15. APEX 20K ClockLock & ClockBoost Parameters for -1 Speed-Grade Devices (Part 1 of 2)**

Symbol	Parameter	Min	Max	Unit
$f_{OUT}$	Output frequency	25	180	MHz
$f_{CLK1}$ (1)	Input clock frequency (ClockBoost clock multiplication factor equals 1)	25	180 (1)	MHz
$f_{CLK2}$	Input clock frequency (ClockBoost clock multiplication factor equals 2)	16	90	MHz
$f_{CLK4}$	Input clock frequency (ClockBoost clock multiplication factor equals 4)	10	48	MHz
$t_{OUTDUTY}$	Duty cycle for ClockLock/ClockBoost-generated clock	40	60	%
$f_{CLKDEV}$	Input deviation from user specification in the Quartus II software (ClockBoost clock multiplication factor equals 1) (2)		25,000 (3)	PPM
$t_R$	Input rise time		5	ns
$t_F$	Input fall time		5	ns
$t_{LOCK}$	Time required for ClockLock/ClockBoost to acquire lock (4)		10	μs

**Notes to Table 16:**

- (1) To implement the ClockLock and ClockBoost circuitry with the Quartus II software, designers must specify the input frequency. The Quartus II software tunes the PLL in the ClockLock and ClockBoost circuitry to this frequency. The  $f_{CLKDEV}$  parameter specifies how much the incoming clock can differ from the specified frequency during device operation. Simulation does not reflect this parameter.
- (2) Twenty-five thousand parts per million (PPM) equates to 2.5% of input clock period.
- (3) During device configuration, the ClockLock and ClockBoost circuitry is configured before the rest of the device. If the incoming clock is supplied during configuration, the ClockLock and ClockBoost circuitry locks during configuration because the  $t_{LOCK}$  value is less than the time required for configuration.
- (4) The  $t_{JITTER}$  specification is measured under long-term observation.


Tables 17 and 18 summarize the ClockLock and ClockBoost parameters for APEX 20KE devices.

**Table 17. APEX 20KE ClockLock & ClockBoost Parameters Note (1)**

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$t_R$	Input rise time				5	ns
$t_F$	Input fall time				5	ns
$t_{INDUTY}$	Input duty cycle		40		60	%
$t_{INJITTER}$	Input jitter peak-to-peak				2% of input period	peak-to-peak
$t_{OUTJITTER}$	Jitter on ClockLock or ClockBoost-generated clock				0.35% of output period	RMS
$t_{OUTDUTY}$	Duty cycle for ClockLock or ClockBoost-generated clock		45		55	%
$t_{LOCK}$ (2), (3)	Time required for ClockLock or ClockBoost to acquire lock				40	$\mu$ s

**Table 29. APEX 20KE Device DC Operating Conditions** *Notes (7), (8), (9)*

<b>Symbol</b>	<b>Parameter</b>	<b>Conditions</b>	<b>Min</b>	<b>Typ</b>	<b>Max</b>	<b>Unit</b>
$V_{IH}$	High-level LVTTL, CMOS, or 3.3-V PCI input voltage		1.7, 0.5 $\times V_{CCIO}$ <i>(10)</i>		4.1	V
$V_{IL}$	Low-level LVTTL, CMOS, or 3.3-V PCI input voltage		-0.5		0.8, 0.3 $\times V_{CCIO}$ <i>(10)</i>	V
$V_{OH}$	3.3-V high-level LVTTL output voltage	$I_{OH} = -12 \text{ mA DC}$ , $V_{CCIO} = 3.00 \text{ V}$ <i>(11)</i>	2.4			V
	3.3-V high-level LVCMOS output voltage	$I_{OH} = -0.1 \text{ mA DC}$ , $V_{CCIO} = 3.00 \text{ V}$ <i>(11)</i>	$V_{CCIO} - 0.2$			V
	3.3-V high-level PCI output voltage	$I_{OH} = -0.5 \text{ mA DC}$ , $V_{CCIO} = 3.00 \text{ to } 3.60 \text{ V}$ <i>(11)</i>	$0.9 \times V_{CCIO}$			V
	2.5-V high-level output voltage	$I_{OH} = -0.1 \text{ mA DC}$ , $V_{CCIO} = 2.30 \text{ V}$ <i>(11)</i>	2.1			V
		$I_{OH} = -1 \text{ mA DC}$ , $V_{CCIO} = 2.30 \text{ V}$ <i>(11)</i>	2.0			V
		$I_{OH} = -2 \text{ mA DC}$ , $V_{CCIO} = 2.30 \text{ V}$ <i>(11)</i>	1.7			V
$V_{OL}$	3.3-V low-level LVTTL output voltage	$I_{OL} = 12 \text{ mA DC}$ , $V_{CCIO} = 3.00 \text{ V}$ <i>(12)</i>			0.4	V
	3.3-V low-level LVCMOS output voltage	$I_{OL} = 0.1 \text{ mA DC}$ , $V_{CCIO} = 3.00 \text{ V}$ <i>(12)</i>			0.2	V
	3.3-V low-level PCI output voltage	$I_{OL} = 1.5 \text{ mA DC}$ , $V_{CCIO} = 3.00 \text{ to } 3.60 \text{ V}$ <i>(12)</i>			$0.1 \times V_{CCIO}$	V
	2.5-V low-level output voltage	$I_{OL} = 0.1 \text{ mA DC}$ , $V_{CCIO} = 2.30 \text{ V}$ <i>(12)</i>			0.2	V
		$I_{OL} = 1 \text{ mA DC}$ , $V_{CCIO} = 2.30 \text{ V}$ <i>(12)</i>			0.4	V
		$I_{OL} = 2 \text{ mA DC}$ , $V_{CCIO} = 2.30 \text{ V}$ <i>(12)</i>			0.7	V
$I_I$	Input pin leakage current	$V_I = 4.1 \text{ to } -0.5 \text{ V}$ <i>(13)</i>	-10		10	$\mu\text{A}$
$I_{IOZ}$	Tri-stated I/O pin leakage current	$V_O = 4.1 \text{ to } -0.5 \text{ V}$ <i>(13)</i>	-10		10	$\mu\text{A}$
$I_{CC0}$	V <sub>CC</sub> supply current (standby) (All ESBs in power-down mode)	$V_I = \text{ground, no load, no toggling inputs, -1 speed grade}$		10		mA
		$V_I = \text{ground, no load, no toggling inputs, -2, -3 speed grades}$		5		mA
$R_{CONF}$	Value of I/O pin pull-up resistor before and during configuration	$V_{CCIO} = 3.0 \text{ V}$ <i>(14)</i>	20		50	k $\Omega$
		$V_{CCIO} = 2.375 \text{ V}$ <i>(14)</i>	30		80	k $\Omega$
		$V_{CCIO} = 1.71 \text{ V}$ <i>(14)</i>	60		150	k $\Omega$

**Figure 37. APEX 20KE  $f_{MAX}$  Timing Model**

**Notes to Tables 43 through 48:**

- (1) This parameter is measured without using ClockLock or ClockBoost circuits.
- (2) This parameter is measured using ClockLock or ClockBoost circuits.

**Tables 49 through 54** describe  $f_{MAX}$  LE Timing Microparameters,  $f_{MAX}$  ESB Timing Microparameters,  $f_{MAX}$  Routing Delays, Minimum Pulse Width Timing Parameters, External Timing Parameters, and External Bidirectional Timing Parameters for EP20K30E APEX 20KE devices.

**Table 49. EP20K30E  $f_{MAX}$  LE Timing Microparameters**

Symbol	-1		-2		-3		Unit
	Min	Max	Min	Max	Min	Max	
$t_{SU}$	0.01		0.02		0.02		ns
$t_H$	0.11		0.16		0.23		ns
$t_{CO}$		0.32		0.45		0.67	ns
$t_{LUT}$		0.85		1.20		1.77	ns

**Table 57. EP20K60E  $f_{MAX}$  Routing Delays**

Symbol	-1		-2		-3		Unit
	Min	Max	Min	Max	Min	Max	
$t_{F1-4}$		0.24		0.26		0.30	ns
$t_{F5-20}$		1.45		1.58		1.79	ns
$t_{F20+}$		1.96		2.14		2.45	ns

**Table 58. EP20K60E Minimum Pulse Width Timing Parameters**

Symbol	-1		-2		-3		Unit
	Min	Max	Min	Max	Min	Max	
$t_{CH}$	2.00		2.50		2.75		ns
$t_{CL}$	2.00		2.50		2.75		ns
$t_{CLRP}$	0.20		0.28		0.41		ns
$t_{PREP}$	0.20		0.28		0.41		ns
$t_{ESBCH}$	2.00		2.50		2.75		ns
$t_{ESBCL}$	2.00		2.50		2.75		ns
$t_{ESBWP}$	1.29		1.80		2.66		ns
$t_{ESBRP}$	1.04		1.45		2.14		ns

**Table 59. EP20K60E External Timing Parameters**

Symbol	-1		-2		-3		Unit
	Min	Max	Min	Max	Min	Max	
$t_{INSU}$	2.03		2.12		2.23		ns
$t_{INH}$	0.00		0.00		0.00		ns
$t_{OUTCO}$	2.00	4.84	2.00	5.31	2.00	5.81	ns
$t_{INSUPLL}$	1.12		1.15		-		ns
$t_{INHPLL}$	0.00		0.00		-		ns
$t_{OUTCOPLL}$	0.50	3.37	0.50	3.69	-	-	ns

**Table 60. EP20K60E External Bidirectional Timing Parameters**

Symbol	-1		-2		-3		Unit
	Min	Max	Min	Max	Min	Max	
t <sub>INSUBIDIR</sub>	2.77		2.91		3.11		ns
t <sub>INHBDIR</sub>	0.00		0.00		0.00		ns
t <sub>OUTCOBIDIR</sub>	2.00	4.84	2.00	5.31	2.00	5.81	ns
t <sub>XZBIDIR</sub>		6.47		7.44		8.65	ns
t <sub>ZXBIDIR</sub>		6.47		7.44		8.65	ns
t <sub>INSUBIDIRPLL</sub>	3.44		3.24		-		ns
t <sub>INHBDIRPLL</sub>	0.00		0.00		-		ns
t <sub>OUTCOBIDIRPLL</sub>	0.50	3.37	0.50	3.69	-	-	ns
t <sub>XZBIDIRPLL</sub>		5.00		5.82		-	ns
t <sub>ZXBIDIRPLL</sub>		5.00		5.82		-	ns

Tables 61 through 66 describe  $f_{MAX}$  LE Timing Microparameters,  $f_{MAX}$  ESB Timing Microparameters,  $f_{MAX}$  Routing Delays, Minimum Pulse Width Timing Parameters, External Timing Parameters, and External Bidirectional Timing Parameters for EP20K100E APEX 20KE devices.

**Table 61. EP20K100E  $f_{MAX}$  LE Timing Microparameters**

Symbol	-1		-2		-3		Unit
	Min	Max	Min	Max	Min	Max	
t <sub>SU</sub>	0.25		0.25		0.25		ns
t <sub>H</sub>	0.25		0.25		0.25		ns
t <sub>CO</sub>		0.28		0.28		0.34	ns
t <sub>LUT</sub>		0.80		0.95		1.13	ns

**Tables 67 through 72** describe  $f_{MAX}$  LE Timing Microparameters,  $f_{MAX}$  ESB Timing Microparameters,  $f_{MAX}$  Routing Delays, Minimum Pulse Width Timing Parameters, External Timing Parameters, and External Bidirectional Timing Parameters for EP20K160E APEX 20KE devices.

**Table 67. EP20K160E  $f_{MAX}$  LE Timing Microparameters**

<b>Symbol</b>	<b>-1</b>		<b>-2</b>		<b>-3</b>		<b>Unit</b>
	<b>Min</b>	<b>Max</b>	<b>Min</b>	<b>Max</b>	<b>Min</b>	<b>Max</b>	
$t_{SU}$	0.22		0.24		0.26		ns
$t_H$	0.22		0.24		0.26		ns
$t_{CO}$		0.25		0.31		0.35	ns
$t_{LUT}$		0.69		0.88		1.12	ns

**Table 72. EP20K160E External Bidirectional Timing Parameters**

Symbol	-1		-2		-3		Unit
	Min	Max	Min	Max	Min	Max	
t <sub>INSUBIDIR</sub>	2.86		3.24		3.54		ns
t <sub>INHBDIR</sub>	0.00		0.00		0.00		ns
t <sub>OUTCOBIDIR</sub>	2.00	5.07	2.00	5.59	2.00	6.13	ns
t <sub>XZBIDIR</sub>		7.43		8.23		8.58	ns
t <sub>ZXBIDIR</sub>		7.43		8.23		8.58	ns
t <sub>INSUBIDIRPLL</sub>	4.93		5.48		-		ns
t <sub>INHBDIRPLL</sub>	0.00		0.00		-		ns
t <sub>OUTCOBIDIRPLL</sub>	0.50	3.00	0.50	3.35	-	-	ns
t <sub>XZBIDIRPLL</sub>		5.36		5.99		-	ns
t <sub>ZXBIDIRPLL</sub>		5.36		5.99		-	ns

Tables 73 through 78 describe  $f_{MAX}$  LE Timing Microparameters,  $f_{MAX}$  ESB Timing Microparameters,  $f_{MAX}$  Routing Delays, Minimum Pulse Width Timing Parameters, External Timing Parameters, and External Bidirectional Timing Parameters for EP20K200E APEX 20KE devices.

**Table 73. EP20K200E  $f_{MAX}$  LE Timing Microparameters**

Symbol	-1		-2		-3		Unit
	Min	Max	Min	Max	Min	Max	
t <sub>SU</sub>	0.23		0.24		0.26		ns
t <sub>H</sub>	0.23		0.24		0.26		ns
t <sub>CO</sub>		0.26		0.31		0.36	ns
t <sub>LUT</sub>		0.70		0.90		1.14	ns

**Table 74. EP20K200E  $f_{MAX}$  ESB Timing Microparameters**

Symbol	-1		-2		-3		Unit
	Min	Max	Min	Max	Min	Max	
t <sub>ESBARC</sub>		1.68		2.06		2.24	ns
t <sub>ESBSRC</sub>		2.27		2.77		3.18	ns
t <sub>ESBAWC</sub>		3.10		3.86		4.50	ns
t <sub>ESBSWC</sub>		2.90		3.67		4.21	ns
t <sub>ESBWASU</sub>	0.55		0.67		0.74		ns
t <sub>ESBWAH</sub>	0.36		0.46		0.48		ns
t <sub>ESBWDSU</sub>	0.69		0.83		0.95		ns
t <sub>ESBWDH</sub>	0.36		0.46		0.48		ns
t <sub>ESBRASU</sub>	1.61		1.90		2.09		ns
t <sub>ESBRAH</sub>	0.00		0.00		0.01		ns
t <sub>ESBWESU</sub>	1.42		1.71		2.01		ns
t <sub>ESBWEH</sub>	0.00		0.00		0.00		ns
t <sub>ESBDATASU</sub>	-0.06		-0.07		0.05		ns
t <sub>ESBDAТАH</sub>	0.13		0.13		0.13		ns
t <sub>ESBWADDRSU</sub>	0.11		0.13		0.31		ns
t <sub>ESBRAADDRSU</sub>	0.18		0.23		0.39		ns
t <sub>ESBDAТCO1</sub>		1.09		1.35		1.51	ns
t <sub>ESBDAТCO2</sub>		2.19		2.75		3.22	ns
t <sub>ESBDD</sub>		2.75		3.41		4.03	ns
t <sub>PD</sub>		1.58		1.97		2.33	ns
t <sub>PTERMSU</sub>	1.00		1.22		1.51		ns
t <sub>PTERMCO</sub>		1.10		1.37		1.09	ns

**Table 75. EP20K200E  $f_{MAX}$  Routing Delays**

Symbol	-1		-2		-3		Unit
	Min	Max	Min	Max	Min	Max	
t <sub>F1-4</sub>		0.25		0.27		0.29	ns
t <sub>F5-20</sub>		1.02		1.20		1.41	ns
t <sub>F20+</sub>		1.99		2.23		2.53	ns

**Table 86. EP20K400E  $f_{MAX}$  ESB Timing Microparameters**

Symbol	-1 Speed Grade		-2 Speed Grade		-3 Speed Grade		Unit
	Min	Max	Min	Max	Min	Max	
t <sub>ESBARC</sub>		1.67		1.91		1.99	ns
t <sub>ESBSRC</sub>		2.30		2.66		2.93	ns
t <sub>ESBAWC</sub>		3.09		3.58		3.99	ns
t <sub>ESBSWC</sub>		3.01		3.65		4.05	ns
t <sub>ESBWASU</sub>	0.54		0.63		0.65		ns
t <sub>ESBWAH</sub>	0.36		0.43		0.42		ns
t <sub>ESBWDSU</sub>	0.69		0.77		0.84		ns
t <sub>ESBWDH</sub>	0.36		0.43		0.42		ns
t <sub>ESBRASU</sub>	1.61		1.77		1.86		ns
t <sub>ESBRAH</sub>	0.00		0.00		0.01		ns
t <sub>ESBWESU</sub>	1.35		1.47		1.61		ns
t <sub>ESBWEH</sub>	0.00		0.00		0.00		ns
t <sub>ESBDATASU</sub>	-0.18		-0.30		-0.27		ns
t <sub>ESBDATAH</sub>	0.13		0.13		0.13		ns
t <sub>ESBWADDRSU</sub>	-0.02		-0.11		-0.03		ns
t <sub>ESBRAADDRSU</sub>	0.06		-0.01		-0.05		ns
t <sub>ESBDAACO1</sub>		1.16		1.40		1.54	ns
t <sub>ESBDAACO2</sub>		2.18		2.55		2.85	ns
t <sub>ESBDD</sub>		2.73		3.17		3.58	ns
t <sub>PD</sub>		1.57		1.83		2.07	ns
t <sub>PTERMSU</sub>	0.92		0.99		1.18		ns
t <sub>PTERMCO</sub>		1.18		1.43		1.17	ns

**Table 90. EP20K400E External Bidirectional Timing Parameters**

Symbol	-1 Speed Grade		-2 Speed Grade		-3 Speed Grade		Unit
	Min	Max	Min	Max	Min	Max	
t <sub>INSUBIDIR</sub>	2.93		3.23		3.44		ns
t <sub>INHBIDIR</sub>	0.00		0.00		0.00		ns
t <sub>OUTCOBIDIR</sub>	2.00	5.25	2.00	5.79	2.00	6.32	ns
t <sub>XZBIDIR</sub>		5.95		6.77		7.12	ns
t <sub>ZXBIDIR</sub>		5.95		6.77		7.12	ns
t <sub>INSUBIDIRPLL</sub>	4.31		4.76		-		ns
t <sub>INHBIDIRPLL</sub>	0.00		0.00		-		ns
t <sub>OUTCOBIDIRPLL</sub>	0.50	2.25	0.50	2.45	-	-	ns
t <sub>XZBIDIRPLL</sub>		2.94		3.43		-	ns
t <sub>ZXBIDIRPLL</sub>		2.94		3.43		-	ns

Tables 91 through 96 describe  $f_{MAX}$  LE Timing Microparameters,  $f_{MAX}$  ESB Timing Microparameters,  $f_{MAX}$  Routing Delays, Minimum Pulse Width Timing Parameters, External Timing Parameters, and External Bidirectional Timing Parameters for EP20K600E APEX 20KE devices.

**Table 91. EP20K600E  $f_{MAX}$  LE Timing Microparameters**

Symbol	-1 Speed Grade		-2 Speed Grade		-3 Speed Grade		Unit
	Min	Max	Min	Max	Min	Max	
t <sub>SU</sub>	0.16		0.16		0.17		ns
t <sub>H</sub>	0.29		0.33		0.37		ns
t <sub>CO</sub>		0.65		0.38		0.49	ns
t <sub>LUT</sub>		0.70		1.00		1.30	ns

**Table 92. EP20K600E  $f_{MAX}$  ESB Timing Microparameters**

Symbol	-1 Speed Grade		-2 Speed Grade		-3 Speed Grade		Unit
	Min	Max	Min	Max	Min	Max	
$t_{ESBARC}$		1.67		2.39		3.11	ns
$t_{ESBSRC}$		2.27		3.07		3.86	ns
$t_{ESBAWC}$		3.19		4.56		5.93	ns
$t_{ESBSWC}$		3.51		4.62		5.72	ns
$t_{ESBWASU}$	1.46		2.08		2.70		ns
$t_{ESBWAH}$	0.00		0.00		0.00		ns
$t_{ESBWDSU}$	1.60		2.29		2.97		ns
$t_{ESBWDH}$	0.00		0.00		0.00		ns
$t_{ESBRASU}$	1.61		2.30		2.99		ns
$t_{ESBRAH}$	0.00		0.00		0.00		ns
$t_{ESBWESU}$	1.49		2.30		3.11		ns
$t_{ESBWEH}$	0.00		0.00		0.00		ns
$t_{ESBDATASU}$	-0.01		0.35		0.71		ns
$t_{ESBDAZH}$	0.13		0.13		0.13		ns
$t_{ESBWADDRSU}$	0.19		0.62		1.06		ns
$t_{ESBRADDRSU}$	0.25		0.71		1.17		ns
$t_{ESBDAZCO1}$		1.01		1.19		1.37	ns
$t_{ESBDAZCO2}$		2.18		3.12		4.05	ns
$t_{ESBDD}$		3.19		4.56		5.93	ns
$t_{PD}$		1.57		2.25		2.92	ns
$t_{PTERMSU}$	0.85		1.43		2.01		ns
$t_{PTERMCO}$		1.03		1.21		1.39	ns

**Table 93. EP20K600E  $f_{MAX}$  Routing Delays**

Symbol	-1 Speed Grade		-2 Speed Grade		-3 Speed Grade		Unit
	Min	Max	Min	Max	Min	Max	
$t_{F1-4}$		0.22		0.25		0.26	ns
$t_{F5-20}$		1.26		1.39		1.52	ns
$t_{F20+}$		3.51		3.88		4.26	ns