



Welcome to **E-XFL.COM** 

# Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

# **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Obsolete
Number of LABs/CLBs	5184
Number of Logic Elements/Cells	51840
Total RAM Bits	442368
Number of I/O	-
Number of Gates	2392000
Voltage - Supply	1.71V ~ 1.89V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	-
Supplier Device Package	-
Purchase URL	https://www.e-xfl.com/product-detail/intel/ep20k1500egc984-3

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

- Flexible clock management circuitry with up to four phase-locked loops (PLLs)
  - Built-in low-skew clock tree
  - Up to eight global clock signals
  - ClockLock<sup>®</sup> feature reducing clock delay and skew
  - ClockBoost<sup>®</sup> feature providing clock multiplication and division
  - ClockShift™ programmable clock phase and delay shifting

# Powerful I/O features

- Compliant with peripheral component interconnect Special Interest Group (PCI SIG) PCI Local Bus Specification, Revision 2.2 for 3.3-V operation at 33 or 66 MHz and 32 or 64 bits
- Support for high-speed external memories, including DDR SDRAM and ZBT SRAM (ZBT is a trademark of Integrated Device Technology, Inc.)
- Bidirectional I/O performance ( $t_{CO} + t_{SU}$ ) up to 250 MHz
- LVDS performance up to 840 Mbits per channel
- Direct connection from I/O pins to local interconnect providing fast t<sub>CO</sub> and t<sub>SU</sub> times for complex logic
- MultiVolt I/O interface support to interface with 1.8-V, 2.5-V, 3.3-V, and 5.0-V devices (see Table 3)
- Programmable clamp to V<sub>CCIO</sub>
- Individual tri-state output enable control for each pin
- Programmable output slew-rate control to reduce switching noise
- Support for advanced I/O standards, including low-voltage differential signaling (LVDS), LVPECL, PCI-X, AGP, CTT, stubseries terminated logic (SSTL-3 and SSTL-2), Gunning transceiver logic plus (GTL+), and high-speed terminated logic (HSTL Class I)
- Pull-up on I/O pins before and during configuration

#### Advanced interconnect structure

- Four-level hierarchical FastTrack<sup>®</sup> Interconnect structure providing fast, predictable interconnect delays
- Dedicated carry chain that implements arithmetic functions such as fast adders, counters, and comparators (automatically used by software tools and megafunctions)
- Dedicated cascade chain that implements high-speed, high-fan-in logic functions (automatically used by software tools and megafunctions)
- Interleaved local interconnect allows one LE to drive 29 other LEs through the fast local interconnect

## Advanced packaging options

- Available in a variety of packages with 144 to 1,020 pins (see Tables 4 through 7)
- FineLine BGA® packages maximize board space efficiency

#### Advanced software support

 Software design support and automatic place-and-route provided by the Altera® Quartus® II development system for

#### Cascade Chain

With the cascade chain, the APEX 20K architecture can implement functions with a very wide fan-in. Adjacent LUTs can compute portions of a function in parallel; the cascade chain serially connects the intermediate values. The cascade chain can use a logical AND or logical OR (via De Morgan's inversion) to connect the outputs of adjacent LEs. Each additional LE provides four more inputs to the effective width of a function, with a short cascade delay. Cascade chain logic can be created automatically by the Quartus II software Compiler during design processing, or manually by the designer during design entry.

Cascade chains longer than ten LEs are implemented automatically by linking LABs together. For enhanced fitting, a long cascade chain skips alternate LABs in a MegaLAB structure. A cascade chain longer than one LAB skips either from an even-numbered LAB to the next even-numbered LAB, or from an odd-numbered LAB to the next odd-numbered LAB. For example, the last LE of the first LAB in the upper-left MegaLAB structure carries to the first LE of the third LAB in the MegaLAB structure. Figure 7 shows how the cascade function can connect adjacent LEs to form functions with a wide fan-in.

Figure 7. APEX 20K Cascade Chain







Figure 8. APEX 20K LE Operating Modes







#### Notes to Figure 8:

- (1) LEs in normal mode support register packing.
- (2) There are two LAB-wide clock enables per LAB.
- (3) When using the carry-in in normal mode, the packed register feature is unavailable.
- (4) A register feedback multiplexer is available on LE1 of each LAB.
- (5) The DATA1 and DATA2 input signals can supply counter enable, up or down control, or register feedback signals for LEs other than the second LE in an LAB.
- (6) The LAB-wide synchronous clear and LAB wide synchronous load affect all registers in an LAB.

Source	Destination										
	Row I/O Pin	Column I/O Pin	LE	ESB	Local Interconnect	MegaLAB Interconnect	Row FastTrack Interconnect	Column FastTrack Interconnect	FastRow Interconnect		
Row I/O Pin					✓	✓	✓	✓			
Column I/O Pin								<b>✓</b>	<b>✓</b> (1)		
LE					✓	<b>✓</b>	<b>✓</b>	✓			
ESB					✓	<b>✓</b>	<b>✓</b>	✓			
Local Interconnect	<b>✓</b>	✓	<b>✓</b>	<b>✓</b>							
MegaLAB Interconnect					~						
Row FastTrack Interconnect						<b>✓</b>		<b>✓</b>			
Column						<b>✓</b>	<b>✓</b>				
FastTrack Interconnect											
FastRow Interconnect					<b>✓</b> (1)						

Note to Table 9:

(1) This connection is supported in APEX 20KE devices only.


# **Product-Term Logic**

The product-term portion of the MultiCore architecture is implemented with the ESB. The ESB can be configured to act as a block of macrocells on an ESB-by-ESB basis. Each ESB is fed by 32 inputs from the adjacent local interconnect; therefore, it can be driven by the MegaLAB interconnect or the adjacent LAB. Also, nine ESB macrocells feed back into the ESB through the local interconnect for higher performance. Dedicated clock pins, global signals, and additional inputs from the local interconnect drive the ESB control signals.

In product-term mode, each ESB contains 16 macrocells. Each macrocell consists of two product terms and a programmable register. Figure 13 shows the ESB in product-term mode.

Figure 26. APEX 20KE Bidirectional I/O Registers Notes (1), (2)

Row, Column, FastRow, 4 Dedicated or Local Interconnect Clock Inputs



Notes to Figure 26:

- (1) This programmable delay has four settings: off and three levels of delay.
- (2) The output enable and input registers are LE registers in the LAB adjacent to the bidirectional pin.

Each IOE drives a row, column, MegaLAB, or local interconnect when used as an input or bidirectional pin. A row IOE can drive a local, MegaLAB, row, and column interconnect; a column IOE can drive the column interconnect. Figure 27 shows how a row IOE connects to the interconnect.





Figure 27. Row IOE Connection to the Interconnect

Figure 28 shows how a column IOE connects to the interconnect.

Figure 28. Column IOE Connection to the Interconnect



# **Dedicated Fast I/O Pins**

APEX 20KE devices incorporate an enhancement to support bidirectional pins with high internal fanout such as PCI control signals. These pins are called Dedicated Fast I/O pins (FAST1, FAST2, FAST3, and FAST4) and replace dedicated inputs. These pins can be used for fast clock, clear, or high fanout logic signal distribution. They also can drive out. The Dedicated Fast I/O pin data output and tri-state control are driven by local interconnect from the adjacent MegaLAB for high speed.

## Clock Phase & Delay Adjustment

The APEX 20KE ClockShift feature allows the clock phase and delay to be adjusted. The clock phase can be adjusted by 90° steps. The clock delay can be adjusted to increase or decrease the clock delay by an arbitrary amount, up to one clock period.

## LVDS Support

Two PLLs are designed to support the LVDS interface. When using LVDS, the I/O clock runs at a slower rate than the data transfer rate. Thus, PLLs are used to multiply the I/O clock internally to capture the LVDS data. For example, an I/O clock may run at 105 MHz to support 840 megabits per second (Mbps) LVDS data transfer. In this example, the PLL multiplies the incoming clock by eight to support the high-speed data transfer. You can use PLLs in EP20K400E and larger devices for high-speed LVDS interfacing.

## Lock Signals

The APEX 20KE ClockLock circuitry supports individual LOCK signals. The LOCK signal drives high when the ClockLock circuit has locked onto the input clock. The LOCK signals are optional for each ClockLock circuit; when not used, they are I/O pins.

# ClockLock & ClockBoost Timing Parameters

For the ClockLock and ClockBoost circuitry to function properly, the incoming clock must meet certain requirements. If these specifications are not met, the circuitry may not lock onto the incoming clock, which generates an erroneous clock within the device. The clock generated by the ClockLock and ClockBoost circuitry must also meet certain specifications. If the incoming clock meets these requirements during configuration, the APEX 20K ClockLock and ClockBoost circuitry will lock onto the clock during configuration. The circuit will be ready for use immediately after configuration. In APEX 20KE devices, the clock input standard is programmable, so the PLL cannot respond to the clock until the device is configured. The PLL locks onto the input clock as soon as configuration is complete. Figure 30 shows the incoming and generated clock specifications.



For more information on ClockLock and ClockBoost circuitry, see *Application Note 115: Using the ClockLock and ClockBoost PLL Features in APEX Devices*.

Table 15. APEX 20K ClockLock & ClockBoost Parameters for -1 Speed-Grade Devices (Part 2 of 2)						
Symbol	Parameter	Min	Max	Unit		
t <sub>SKEW</sub>	Skew delay between related ClockLock/ClockBoost-generated clocks		500	ps		
t <sub>JITTER</sub>	Jitter on ClockLock/ClockBoost-generated clock (5)		200	ps		
t <sub>INCLKSTB</sub>	Input clock stability (measured between adjacent clocks)		50	ps		

#### Notes to Table 15:

- (1) The PLL input frequency range for the EP20K100-1X device for 1x multiplication is 25 MHz to 175 MHz.
- (2) All input clock specifications must be met. The PLL may not lock onto an incoming clock if the clock specifications are not met, creating an erroneous clock within the device.
- (3) During device configuration, the ClockLock and ClockBoost circuitry is configured first. If the incoming clock is supplied during configuration, the ClockLock and ClockBoost circuitry locks during configuration, because the lock time is less than the configuration time.
- (4) The jitter specification is measured under long-term observation.
- (5) If the input clock stability is 100 ps,  $t_{JITTER}$  is 250 ps.


Table 16 summarizes the APEX 20K ClockLock and ClockBoost parameters for -2 speed grade devices.

Symbol	Parameter	Min	Max	Unit	
f <sub>OUT</sub>	Output frequency	25	170	MHz	
f <sub>CLK1</sub>	Input clock frequency (ClockBoost clock multiplication factor equals 1)	25	170	MHz	
f <sub>CLK2</sub>	Input clock frequency (ClockBoost clock multiplication factor equals 2)	16	80	MHz	
f <sub>CLK4</sub>	Input clock frequency (ClockBoost clock multiplication factor equals 4)	10	34	MHz	
t <sub>OUTDUTY</sub>	Duty cycle for ClockLock/ClockBoost-generated clock	40	60	%	
f <sub>CLKDEV</sub>	Input deviation from user specification in the Quartus II software (ClockBoost clock multiplication factor equals one) (1)		25,000 (2)	PPM	
t <sub>R</sub>	Input rise time		5	ns	
t <sub>F</sub>	Input fall time		5	ns	
t <sub>LOCK</sub>	Time required for ClockLock/ ClockBoost to acquire lock (3)		10	μѕ	
t <sub>SKEW</sub>	Skew delay between related ClockLock/ ClockBoost-generated clock	500	500	ps	
t <sub>JITTER</sub>	Jitter on ClockLock/ ClockBoost-generated clock (4)		200	ps	
t <sub>INCLKSTB</sub>	Input clock stability (measured between adjacent clocks)		50	ps	

Table 2	8. APEX 20KE Device Recommende	d Operating Conditions			
Symbol	Parameter	Conditions	Min	Max	Unit
V <sub>CCINT</sub>	Supply voltage for internal logic and input buffers	(3), (4)	1.71 (1.71)	1.89 (1.89)	V
V <sub>CCIO</sub>	Supply voltage for output buffers, 3.3-V operation	(3), (4)	3.00 (3.00)	3.60 (3.60)	V
	Supply voltage for output buffers, 2.5-V operation	(3), (4)	2.375 (2.375)	2.625 (2.625)	V
	Supply voltage for output buffers, 1.8-V operation	(3), (4)	1.71 (1.71)	1.89 (1.89)	V
VI	Input voltage	(5), (6)	-0.5	4.0	٧
Vo	Output voltage		0	V <sub>CCIO</sub>	V
T <sub>J</sub>	Junction temperature	For commercial use	0	85	°C
		For industrial use	-40	100	° C
t <sub>R</sub>	Input rise time			40	ns
t <sub>F</sub>	Input fall time			40	ns

# Figure 39. ESB Synchronous Timing Waveforms

# **ESB Synchronous Read**



# ESB Synchronous Write (ESB Output Registers Used)




Figure 40 shows the timing model for bidirectional I/O pin timing.

Symbol	Parameter	Conditions
t <sub>INSUBIDIR</sub>	Setup time for bidirectional pins with global clock at LAB adjacent Input Register	
t <sub>INHBIDIR</sub>	Hold time for bidirectional pins with global clock at LAB adjacent Input Register	
<sup>t</sup> OUTCOBIDIR	Clock-to-output delay for bidirectional pins with global clock at IOE output register	C1 = 10 pF
t <sub>XZBIDIR</sub>	Synchronous Output Enable Register to output buffer disable delay	C1 = 10 pF
t <sub>ZXBIDIR</sub>	Synchronous Output Enable Register output buffer enable delay	C1 = 10 pF
t <sub>INSUBIDIRPLL</sub>	Setup time for bidirectional pins with PLL clock at LAB adjacent Input Register	
t <sub>INHBIDIRPLL</sub>	Hold time for bidirectional pins with PLL clock at LAB adjacent Input Register	
<sup>†</sup> OUTCOBIDIRPLL	Clock-to-output delay for bidirectional pins with PLL clock at IOE output register	C1 = 10 pF
t <sub>XZBIDIRPLL</sub>	Synchronous Output Enable Register to output buffer disable delay with PLL	C1 = 10 pF
t <sub>ZXBIDIRPLL</sub>	Synchronous Output Enable Register output buffer enable delay with PLL	C1 = 10 pF

Note to Tables 38 and 39:

<sup>(1)</sup> These timing parameters are sample-tested only.

Symbol	-1 Spee	d Grade	-2 Spee	-2 Speed Grade		-3 Speed Grade	
	Min	Max	Min	Max	Min	Max	
t <sub>SU</sub>	0.1		0.3		0.6		ns
t <sub>H</sub>	0.5		0.8		0.9		ns
t <sub>CO</sub>		0.1		0.4		0.6	ns
t <sub>LUT</sub>		1.0		1.2		1.4	ns
t <sub>ESBRC</sub>		1.7		2.1		2.4	ns
t <sub>ESBWC</sub>		5.7		6.9		8.1	ns
t <sub>ESBWESU</sub>	3.3		3.9		4.6		ns
t <sub>ESBDATASU</sub>	2.2		2.7		3.1		ns
t <sub>ESBDATAH</sub>	0.6		0.8		0.9		ns
t <sub>ESBADDRSU</sub>	2.4		2.9		3.3		ns
t <sub>ESBDATACO1</sub>		1.3		1.6		1.8	ns
t <sub>ESBDATACO2</sub>		2.5		3.1		3.6	ns
t <sub>ESBDD</sub>		2.5		3.3		3.6	ns
t <sub>PD</sub>		2.5		3.1		3.6	ns
t <sub>PTERMSU</sub>	1.7		2.1		2.4		ns
t <sub>PTERMCO</sub>		1.0		1.2		1.4	ns
t <sub>F1-4</sub>		0.4		0.5		0.6	ns
t <sub>F5-20</sub>		2.6		2.8		2.9	ns
t <sub>F20+</sub>		3.7		3.8		3.9	ns
t <sub>CH</sub>	2.0		2.5		3.0		ns
t <sub>CL</sub>	2.0		2.5		3.0		ns
t <sub>CLRP</sub>	0.5		0.6		0.8		ns
t <sub>PREP</sub>	0.5		0.5		0.5		ns
t <sub>ESBCH</sub>	2.0		2.5		3.0		ns
t <sub>ESBCL</sub>	2.0		2.5		3.0		ns
t <sub>ESBWP</sub>	1.5		1.9		2.2		ns
t <sub>ESBRP</sub>	1.0		1.2		1.4		ns

Tables 43 through 48 show the I/O external and external bidirectional timing parameter values for EP20K100, EP20K200, and EP20K400 APEX 20K devices.

Table 43. EP20K100 External Timing Parameters							
Symbol	-1 Speed Grade		-2 Spe	-2 Speed Grade		-3 Speed Grade	
	Min	Max	Min	Max	Min	Max	
t <sub>INSU</sub> (1)	2.3		2.8		3.2		ns
t <sub>INH</sub> (1)	0.0		0.0		0.0		ns
t <sub>OUTCO</sub> (1)	2.0	4.5	2.0	4.9	2.0	6.6	ns
t <sub>INSU</sub> (2)	1.1		1.2		-		ns
t <sub>INH</sub> (2)	0.0		0.0		_		ns
t <sub>OUTCO</sub> (2)	0.5	2.7	0.5	3.1	_	4.8	ns

Symbol	-1 Speed Grade		-2 Speed Grade		-3 Speed Grade		Unit
	Min	Max	Min	Max	Min	Max	1
t <sub>INSUBIDIR</sub> (1)	2.3		2.8		3.2		ns
t <sub>INHBIDIR</sub> (1)	0.0		0.0		0.0		ns
toutcobidir (1)	2.0	4.5	2.0	4.9	2.0	6.6	ns
t <sub>XZBIDIR</sub> (1)		5.0		5.9		6.9	ns
t <sub>ZXBIDIR</sub> (1)		5.0		5.9		6.9	ns
t <sub>INSUBIDIR</sub> (2)	1.0		1.2		-		ns
t <sub>INHBIDIR</sub> (2)	0.0		0.0		-		ns
toutcobidir (2)	0.5	2.7	0.5	3.1	-	-	ns
t <sub>XZBIDIR</sub> (2)		4.3		5.0		_	ns
t <sub>ZXBIDIR</sub> (2)		4.3		5.0		_	ns

Table 45. EP20K200 External Timing Parameters							
Symbol	-1 Speed Grade		-2 Spe	-2 Speed Grade		-3 Speed Grade	
	Min	Max	Min	Max	Min	Max	
t <sub>INSU</sub> (1)	1.9		2.3		2.6		ns
t <sub>INH</sub> (1)	0.0		0.0		0.0		ns
t <sub>OUTCO</sub> (1)	2.0	4.6	2.0	5.6	2.0	6.8	ns
t <sub>INSU</sub> (2)	1.1		1.2		_		ns
t <sub>INH</sub> (2)	0.0		0.0		_		ns
t <sub>OUTCO</sub> (2)	0.5	2.7	0.5	3.1	-	-	ns

Symbol M	-1		-	-2		-3	
	Min	Max	Min	Max	Min	Max	7
t <sub>CH</sub>	0.55		0.78		1.15		ns
t <sub>CL</sub>	0.55		0.78		1.15		ns
t <sub>CLRP</sub>	0.22		0.31		0.46		ns
t <sub>PREP</sub>	0.22		0.31		0.46		ns
t <sub>ESBCH</sub>	0.55		0.78		1.15		ns
t <sub>ESBCL</sub>	0.55		0.78		1.15		ns
t <sub>ESBWP</sub>	1.43		2.01		2.97		ns
t <sub>ESBRP</sub>	1.15		1.62		2.39		ns

Symbol		-1		-2		3	Unit
	Min	Max	Min	Max	Min	Max	
t <sub>INSU</sub>	2.02		2.13		2.24		ns
t <sub>INH</sub>	0.00		0.00		0.00		ns
t <sub>outco</sub>	2.00	4.88	2.00	5.36	2.00	5.88	ns
t <sub>INSUPLL</sub>	2.11		2.23		=		ns
t <sub>INHPLL</sub>	0.00		0.00		=		ns
t <sub>OUTCOPLL</sub>	0.50	2.60	0.50	2.88	-	-	ns

Symbol	-1		-2		-	Unit	
	Min	Max	Min	Max	Min	Max	
t <sub>INSUBIDIR</sub>	1.85		1.77		1.54		ns
t <sub>INHBIDIR</sub>	0.00		0.00		0.00		ns
t <sub>OUTCOBIDIR</sub>	2.00	4.88	2.00	5.36	2.00	5.88	ns
t <sub>XZBIDIR</sub>		7.48		8.46		9.83	ns
t <sub>ZXBIDIR</sub>		7.48		8.46		9.83	ns
t <sub>INSUBIDIRPLL</sub>	4.12		4.24		=		ns
t <sub>INHBIDIRPLL</sub>	0.00		0.00		-		ns
t <sub>OUTCOBIDIRPLL</sub>	0.50	2.60	0.50	2.88	-	-	ns
t <sub>XZBIDIRPLL</sub>		5.21		5.99		-	ns
t <sub>ZXBIDIRPLL</sub>		5.21		5.99		-	ns

Tables 55 through 60 describe  $f_{MAX}$  LE Timing Microparameters,  $f_{MAX}$  ESB Timing Microparameters,  $f_{MAX}$  Routing Delays, Minimum Pulse Width Timing Parameters, External Timing Parameters, and External Bidirectional Timing Parameters for EP20K60E APEX 20KE devices.

Symbol	-	1		-2	-3		Unit	
	Min	Max	Min	Max	Min	Max		
t <sub>SU</sub>	0.17		0.15		0.16		ns	
t <sub>H</sub>	0.32		0.33		0.39		ns	
t <sub>CO</sub>		0.29		0.40		0.60	ns	
t <sub>LUT</sub>		0.77		1.07		1.59	ns	

Symbol	-1		-	-2		-3	
	Min	Max	Min	Max	Min	Max	1
t <sub>INSUBIDIR</sub>	2.77		2.91		3.11		ns
t <sub>INHBIDIR</sub>	0.00		0.00		0.00		ns
t <sub>OUTCOBIDIR</sub>	2.00	4.84	2.00	5.31	2.00	5.81	ns
t <sub>XZBIDIR</sub>		6.47		7.44		8.65	ns
t <sub>ZXBIDIR</sub>		6.47		7.44		8.65	ns
t <sub>INSUBIDIRPLL</sub>	3.44		3.24		-		ns
tinhbidirpll	0.00		0.00		-		ns
<sup>t</sup> OUTCOBIDIRPLL	0.50	3.37	0.50	3.69	-	-	ns
t <sub>XZBIDIRPLL</sub>		5.00		5.82		-	ns
tzxbidirpll		5.00		5.82		-	ns

Tables 61 through 66 describe  $f_{MAX}$  LE Timing Microparameters,  $f_{MAX}$  ESB Timing Microparameters,  $f_{MAX}$  Routing Delays, Minimum Pulse Width Timing Parameters, External Timing Parameters, and External Bidirectional Timing Parameters for EP20K100E APEX 20KE devices.

Table 61. EP20K100E f <sub>MAX</sub> LE Timing Microparameters									
Symbol	-	1	-	2	-3		Unit		
	Min	Max	Min	Max	Min	Max			
t <sub>SU</sub>	0.25		0.25		0.25		ns		
t <sub>H</sub>	0.25		0.25		0.25		ns		
t <sub>CO</sub>		0.28		0.28		0.34	ns		
t <sub>LUT</sub>		0.80		0.95		1.13	ns		

Symbol	-	1		2	-;	3	Unit
	Min	Max	Min	Max	Min	Max	
t <sub>ESBARC</sub>		1.68		2.06		2.24	ns
t <sub>ESBSRC</sub>		2.27		2.77		3.18	ns
t <sub>ESBAWC</sub>		3.10		3.86		4.50	ns
t <sub>ESBSWC</sub>		2.90		3.67		4.21	ns
t <sub>ESBWASU</sub>	0.55		0.67		0.74		ns
t <sub>ESBWAH</sub>	0.36		0.46		0.48		ns
t <sub>ESBWDSU</sub>	0.69		0.83		0.95		ns
t <sub>ESBWDH</sub>	0.36		0.46		0.48		ns
t <sub>ESBRASU</sub>	1.61		1.90		2.09		ns
t <sub>ESBRAH</sub>	0.00		0.00		0.01		ns
t <sub>ESBWESU</sub>	1.42		1.71		2.01		ns
t <sub>ESBWEH</sub>	0.00		0.00		0.00		ns
t <sub>ESBDATASU</sub>	-0.06		-0.07		0.05		ns
t <sub>ESBDATAH</sub>	0.13		0.13		0.13		ns
t <sub>ESBWADDRSU</sub>	0.11		0.13		0.31		ns
t <sub>ESBRADDRSU</sub>	0.18		0.23		0.39		ns
t <sub>ESBDATACO1</sub>		1.09		1.35		1.51	ns
t <sub>ESBDATACO2</sub>		2.19		2.75		3.22	ns
t <sub>ESBDD</sub>		2.75		3.41		4.03	ns
t <sub>PD</sub>		1.58		1.97		2.33	ns
t <sub>PTERMSU</sub>	1.00		1.22		1.51		ns
t <sub>PTERMCO</sub>		1.10		1.37		1.09	ns

Table 75. EP2	Table 75. EP20K200E f <sub>MAX</sub> Routing Delays											
Symbol	-	1		-2	-:	Unit						
	Min	Max	Min	Max	Min	Max						
t <sub>F1-4</sub>		0.25		0.27		0.29	ns					
t <sub>F5-20</sub>		1.02		1.20		1.41	ns					
t <sub>F20+</sub>		1.99		2.23		2.53	ns					

Symbol	-	1	-	-2		3	Unit
	Min	Max	Min	Max	Min	Max	
t <sub>ESBARC</sub>		1.79		2.44		3.25	ns
t <sub>ESBSRC</sub>		2.40		3.12		4.01	ns
t <sub>ESBAWC</sub>		3.41		4.65		6.20	ns
t <sub>ESBSWC</sub>		3.68		4.68		5.93	ns
t <sub>ESBWASU</sub>	1.55		2.12		2.83		ns
t <sub>ESBWAH</sub>	0.00		0.00		0.00		ns
t <sub>ESBWDSU</sub>	1.71		2.33		3.11		ns
t <sub>ESBWDH</sub>	0.00		0.00		0.00		ns
t <sub>ESBRASU</sub>	1.72		2.34		3.13		ns
t <sub>ESBRAH</sub>	0.00		0.00		0.00		ns
t <sub>ESBWESU</sub>	1.63		2.36		3.28		ns
t <sub>ESBWEH</sub>	0.00		0.00		0.00		ns
t <sub>ESBDATASU</sub>	0.07		0.39		0.80		ns
t <sub>ESBDATAH</sub>	0.13		0.13		0.13		ns
t <sub>ESBWADDRSU</sub>	0.27		0.67		1.17		ns
t <sub>ESBRADDRSU</sub>	0.34		0.75		1.28		ns
t <sub>ESBDATACO1</sub>		1.03		1.20		1.40	ns
t <sub>ESBDATACO2</sub>		2.33		3.18		4.24	ns
t <sub>ESBDD</sub>		3.41		4.65		6.20	ns
t <sub>PD</sub>		1.68		2.29		3.06	ns
t <sub>PTERMSU</sub>	0.96		1.48		2.14		ns
t <sub>PTERMCO</sub>		1.05		1.22		1.42	ns

Table 81. EP20K300E f <sub>MAX</sub> Routing Delays											
Symbol	-	1		2	-	Unit					
	Min	Max	Min	Max	Min	Max					
t <sub>F1-4</sub>		0.22		0.24		0.26	ns				
t <sub>F5-20</sub>		1.33		1.43		1.58	ns				
t <sub>F20+</sub>		3.63		3.93		4.35	ns				

Table 99. EP2	Table 99. EP20K1000E f <sub>MAX</sub> Routing Delays										
Symbol	-1 Spee	d Grade	-2 Spec	ed Grade	-3 Speed Grade		Unit				
	Min	Max	Min	Max	Min	Max					
t <sub>F1-4</sub>		0.27		0.27		0.27	ns				
t <sub>F5-20</sub>		1.45		1.63		1.75	ns				
t <sub>F20+</sub>		4.15		4.33		4.97	ns				

Symbol	-1 Speed Grade		-2 Spee	-2 Speed Grade		-3 Speed Grade		
	Min	Max	Min	Max	Min	Max		
t <sub>CH</sub>	1.25		1.43		1.67		ns	
t <sub>CL</sub>	1.25		1.43		1.67		ns	
t <sub>CLRP</sub>	0.20		0.20		0.20		ns	
t <sub>PREP</sub>	0.20		0.20		0.20		ns	
t <sub>ESBCH</sub>	1.25		1.43		1.67		ns	
t <sub>ESBCL</sub>	1.25		1.43		1.67		ns	
t <sub>ESBWP</sub>	1.28		1.51		1.65		ns	
t <sub>ESBRP</sub>	1.11		1.29		1.41		ns	

Symbol	-1 Speed Grade		-2 Spee	-2 Speed Grade		-3 Speed Grade	
	Min	Max	Min	Max	Min	Max	
t <sub>INSU</sub>	2.70		2.84		2.97		ns
t <sub>INH</sub>	0.00		0.00		0.00		ns
t <sub>OUTCO</sub>	2.00	5.75	2.00	6.33	2.00	6.90	ns
t <sub>INSUPLL</sub>	1.64		2.09		=		ns
t <sub>INHPLL</sub>	0.00		0.00		=		ns
toutcople	0.50	2.25	0.50	2.99	-	-	ns