

Welcome to **E-XFL.COM** 

### Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

| Details                        |   |
|--------------------------------|---|
| Product Status                 | Obsolete  |
| Number of LABs/CLBs            | 640   |
| Number of Logic Elements/Cells | 6400  |
| Total RAM Bits                 | 81920   |
| Number of I/O                  | 316   |
| Number of Gates                | 404000  |
| Voltage - Supply               | 1.71V ~ 1.89V   |
| Mounting Type                  | Surface Mount   |
| Operating Temperature          | 0°C ~ 85°C (TJ)   |
| Package / Case                 | 484-BBGA  |
| Supplier Device Package        | 484-FBGA (23x23)  |
| Purchase URL                   | https://www.e-xfl.com/product-detail/intel/ep20k160efc484-1 |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

All APEX 20K devices are reconfigurable and are 100% tested prior to shipment. As a result, test vectors do not have to be generated for fault coverage purposes. Instead, the designer can focus on simulation and design verification. In addition, the designer does not need to manage inventories of different application-specific integrated circuit (ASIC) designs; APEX 20K devices can be configured on the board for the specific functionality required.

APEX 20K devices are configured at system power-up with data stored in an Altera serial configuration device or provided by a system controller. Altera offers in-system programmability (ISP)-capable EPC1, EPC2, and EPC16 configuration devices, which configure APEX 20K devices via a serial data stream. Moreover, APEX 20K devices contain an optimized interface that permits microprocessors to configure APEX 20K devices serially or in parallel, and synchronously or asynchronously. The interface also enables microprocessors to treat APEX 20K devices as memory and configure the device by writing to a virtual memory location, making reconfiguration easy.

After an APEX 20K device has been configured, it can be reconfigured in-circuit by resetting the device and loading new data. Real-time changes can be made during system operation, enabling innovative reconfigurable computing applications.

APEX 20K devices are supported by the Altera Quartus II development system, a single, integrated package that offers HDL and schematic design entry, compilation and logic synthesis, full simulation and worst-case timing analysis, SignalTap logic analysis, and device configuration. The Quartus II software runs on Windows-based PCs, Sun SPARCstations, and HP 9000 Series 700/800 workstations.

The Quartus II software provides NativeLink interfaces to other industry-standard PC- and UNIX workstation-based EDA tools. For example, designers can invoke the Quartus II software from within third-party design tools. Further, the Quartus II software contains built-in optimized synthesis libraries; synthesis tools can use these libraries to optimize designs for APEX 20K devices. For example, the Synopsys Design Compiler library, supplied with the Quartus II development system, includes DesignWare functions optimized for the APEX 20K architecture.

Each LE has two outputs that drive the local, MegaLAB, or FastTrack Interconnect routing structure. Each output can be driven independently by the LUT's or register's output. For example, the LUT can drive one output while the register drives the other output. This feature, called register packing, improves device utilization because the register and the LUT can be used for unrelated functions. The LE can also drive out registered and unregistered versions of the LUT output.

The APEX 20K architecture provides two types of dedicated high-speed data paths that connect adjacent LEs without using local interconnect paths: carry chains and cascade chains. A carry chain supports high-speed arithmetic functions such as counters and adders, while a cascade chain implements wide-input functions such as equality comparators with minimum delay. Carry and cascade chains connect LEs 1 through 10 in an LAB and all LABs in the same MegaLAB structure.

### Carry Chain

The carry chain provides a very fast carry-forward function between LEs. The carry-in signal from a lower-order bit drives forward into the higher-order bit via the carry chain, and feeds into both the LUT and the next portion of the carry chain. This feature allows the APEX 20K architecture to implement high-speed counters, adders, and comparators of arbitrary width. Carry chain logic can be created automatically by the Quartus II software Compiler during design processing, or manually by the designer during design entry. Parameterized functions such as library of parameterized modules (LPM) and DesignWare functions automatically take advantage of carry chains for the appropriate functions.

The Quartus II software Compiler creates carry chains longer than ten LEs by linking LABs together automatically. For enhanced fitting, a long carry chain skips alternate LABs in a MegaLAB<sup>TM</sup> structure. A carry chain longer than one LAB skips either from an even-numbered LAB to the next even-numbered LAB, or from an odd-numbered LAB to the next odd-numbered LAB. For example, the last LE of the first LAB in the upper-left MegaLAB structure carries to the first LE of the third LAB in the MegaLAB structure.

Figure 6 shows how an n-bit full adder can be implemented in n+1 LEs with the carry chain. One portion of the LUT generates the sum of two bits using the input signals and the carry-in signal; the sum is routed to the output of the LE. The register can be bypassed for simple adders or used for accumulator functions. Another portion of the LUT and the carry chain logic generates the carry-out signal, which is routed directly to the carryin signal of the next-higher-order bit. The final carry-out signal is routed to an LE, where it is driven onto the local, MegaLAB, or FastTrack Interconnect routing structures.

### Cascade Chain

With the cascade chain, the APEX 20K architecture can implement functions with a very wide fan-in. Adjacent LUTs can compute portions of a function in parallel; the cascade chain serially connects the intermediate values. The cascade chain can use a logical AND or logical OR (via De Morgan's inversion) to connect the outputs of adjacent LEs. Each additional LE provides four more inputs to the effective width of a function, with a short cascade delay. Cascade chain logic can be created automatically by the Quartus II software Compiler during design processing, or manually by the designer during design entry.

Cascade chains longer than ten LEs are implemented automatically by linking LABs together. For enhanced fitting, a long cascade chain skips alternate LABs in a MegaLAB structure. A cascade chain longer than one LAB skips either from an even-numbered LAB to the next even-numbered LAB, or from an odd-numbered LAB to the next odd-numbered LAB. For example, the last LE of the first LAB in the upper-left MegaLAB structure carries to the first LE of the third LAB in the MegaLAB structure. Figure 7 shows how the cascade function can connect adjacent LEs to form functions with a wide fan-in.

Figure 7. APEX 20K Cascade Chain




Figure 11 shows the intersection of a row and column interconnect, and how these forms of interconnects and LEs drive each other.

Row Interconnect

MegaLAB Interconnect

Column Interconnect

Interconnect

Figure 11. Driving the FastTrack Interconnect

APEX 20KE devices include an enhanced interconnect structure for faster routing of input signals with high fan-out. Column I/O pins can drive the FastRow interconnect, which routes signals directly into the local interconnect without having to drive through the MegaLAB interconnect. FastRow lines traverse two MegaLAB structures. Also, these pins can drive the local interconnect directly for fast setup times. On EP20K300E and larger devices, the FastRow interconnect drives the two MegaLABs in the top left corner, the two MegaLABs in the top right corner, the two MegaLABS in the bottom left corner, and the two MegaLABs in the bottom right corner. On EP20K200E and smaller devices, FastRow interconnect drives the two MegaLABs on the top and the two MegaLABs on the bottom of the device. On all devices, the FastRow interconnect drives all local interconnect in the appropriate MegaLABs except the local interconnect on the side of the MegaLAB opposite the ESB. Pins using the FastRow interconnect achieve a faster set-up time, as the signal does not need to use a MegaLAB interconnect line to reach the destination LE. Figure 12 shows the FastRow interconnect.




Figure 18. Deep Memory Block Implemented with Multiple ESBs

The ESB implements two forms of dual-port memory: read/write clock mode and input/output clock mode. The ESB can also be used for bidirectional, dual-port memory applications in which two ports read or write simultaneously. To implement this type of dual-port memory, two or four ESBs are used to support two simultaneous reads or writes. This functionality is shown in Figure 19.




Figure 19. APEX 20K ESB Implementing Dual-Port RAM

### Read/Write Clock Mode

The read/write clock mode contains two clocks. One clock controls all registers associated with writing: data input, WE, and write address. The other clock controls all registers associated with reading: read enable (RE), read address, and data output. The ESB also supports clock enable and asynchronous clear signals; these signals also control the read and write registers independently. Read/write clock mode is commonly used for applications where reads and writes occur at different system frequencies. Figure 20 shows the ESB in read/write clock mode.




Figure 20. ESB in Read/Write Clock Mode Note (1)

Notes to Figure 20:

(1) All registers can be cleared asynchronously by ESB local interconnect signals, global signals, or the chip-wide reset.

(2) APEX 20KE devices have four dedicated clocks.

APEX 20KE devices include an enhanced IOE, which drives the FastRow interconnect. The FastRow interconnect connects a column I/O pin directly to the LAB local interconnect within two MegaLAB structures. This feature provides fast setup times for pins that drive high fan-outs with complex logic, such as PCI designs. For fast bidirectional I/O timing, LE registers using local routing can improve setup times and OE timing. The APEX 20KE IOE also includes direct support for open-drain operation, giving faster clock-to-output for open-drain signals. Some programmable delays in the APEX 20KE IOE offer multiple levels of delay to fine-tune setup and hold time requirements. The Quartus II software compiler can set these delays automatically to minimize setup time while providing a zero hold time.


Table 11 describes the APEX 20KE programmable delays and their logic options in the Quartus II software.

| Table 11. APEX 20KE Programmable Delay Chains |   |  |  |  |  |  |
|---|---|--|--|--|--|--|
| Programmable Delays                           | Quartus II Logic Option                 |  |  |  |  |  |
| Input Pin to Core Delay                       | Decrease input delay to internal cells  |  |  |  |  |  |
| Input Pin to Input Register Delay             | Decrease input delay to input registers |  |  |  |  |  |
| Core to Output Register Delay                 | Decrease input delay to output register |  |  |  |  |  |
| Output Register t <sub>CO</sub> Delay         | Increase delay to output pin            |  |  |  |  |  |
| Clock Enable Delay                            | Increase clock enable delay             |  |  |  |  |  |

The register in the APEX 20KE IOE can be programmed to power-up high or low after configuration is complete. If it is programmed to power-up low, an asynchronous clear can control the register. If it is programmed to power-up high, an asynchronous preset can control the register. Figure 26 shows how fast bidirectional I/O pins are implemented in APEX 20KE devices. This feature is useful for cases where the APEX 20KE device controls an active-low input or another device; it prevents inadvertent activation of the input upon power-up.

Figure 28 shows how a column IOE connects to the interconnect.

Figure 28. Column IOE Connection to the Interconnect



### **Dedicated Fast I/O Pins**

APEX 20KE devices incorporate an enhancement to support bidirectional pins with high internal fanout such as PCI control signals. These pins are called Dedicated Fast I/O pins (FAST1, FAST2, FAST3, and FAST4) and replace dedicated inputs. These pins can be used for fast clock, clear, or high fanout logic signal distribution. They also can drive out. The Dedicated Fast I/O pin data output and tri-state control are driven by local interconnect from the adjacent MegaLAB for high speed.

### Advanced I/O Standard Support

APEX 20KE IOEs support the following I/O standards: LVTTL, LVCMOS, 1.8-V I/O, 2.5-V I/O, 3.3-V PCI, PCI-X, 3.3-V AGP, LVDS, LVPECL, GTL+, CTT, HSTL Class I, SSTL-3 Class I and II, and SSTL-2 Class I and II.



For more information on I/O standards supported by APEX 20KE devices, see *Application Note 117 (Using Selectable I/O Standards in Altera Devices)*.

The APEX 20KE device contains eight I/O banks. In QFP packages, the banks are linked to form four I/O banks. The I/O banks directly support all standards except LVDS and LVPECL. All I/O banks can support LVDS and LVPECL with the addition of external resistors. In addition, one block within a bank contains circuitry to support high-speed True-LVDS and LVPECL inputs, and another block within a particular bank supports high-speed True-LVDS and LVPECL outputs. The LVDS blocks support all of the I/O standards. Each I/O bank has its own VCCIO pins. A single device can support 1.8-V, 2.5-V, and 3.3-V interfaces; each bank can support a different standard independently. Each bank can also use a separate V<sub>REF</sub> level so that each bank can support any of the terminated standards (such as SSTL-3) independently. Within a bank, any one of the terminated standards can be supported. EP20K300E and larger APEX 20KE devices support the LVDS interface for data pins (smaller devices support LVDS clock pins, but not data pins). All EP20K300E and larger devices support the LVDS interface for data pins up to 155 Mbit per channel; EP20K400E devices and larger with an X-suffix on the ordering code add a serializer/deserializer circuit and PLL for higher-speed support.

Each bank can support multiple standards with the same VCCIO for output pins. Each bank can support one voltage-referenced I/O standard, but it can support multiple I/O standards with the same VCCIO voltage level. For example, when VCCIO is 3.3 V, a bank can support LVTTL, LVCMOS, 3.3-V PCI, and SSTL-3 for inputs and outputs.

When the LVDS banks are not used as LVDS I/O banks, they support all of the other I/O standards. Figure 29 shows the arrangement of the APEX 20KE I/O banks.

Under hot socketing conditions, APEX 20KE devices will not sustain any damage, but the I/O pins will drive out.

## MultiVolt I/O Interface

The APEX device architecture supports the MultiVolt I/O interface feature, which allows APEX devices in all packages to interface with systems of different supply voltages. The devices have one set of VCC pins for internal operation and input buffers (VCCINT), and another set for I/O output drivers (VCCIO).

The APEX 20K VCCINT pins must always be connected to a 2.5 V power supply. With a 2.5-V  $V_{CCINT}$  level, input pins are 2.5-V, 3.3-V, and 5.0-V tolerant. The VCCIO pins can be connected to either a 2.5-V or 3.3-V power supply, depending on the output requirements. When VCCIO pins are connected to a 2.5-V power supply, the output levels are compatible with 2.5-V systems. When the VCCIO pins are connected to a 3.3-V power supply, the output high is 3.3 V and is compatible with 3.3-V or 5.0-V systems.

| Table 12. 5.0-V Tolerant APEX 20K MultiVolt I/O Support |                                      |              |              |              |     |          |  |  |  |
|---|--------------------------------------|--------------|--------------|--------------|-----|----------|--|--|--|
| V <sub>CCIO</sub> (V)                                   | Input Signals (V) Output Signals (V) |              |              |              |     |          |  |  |  |
|   | 2.5                                  | 3.3          | 5.0          | 2.5          | 3.3 | 5.0      |  |  |  |
| 2.5   | ✓                                    | <b>√</b> (1) | <b>√</b> (1) | ✓            |     |          |  |  |  |
| 3.3   | <b>✓</b>                             | ✓            | <b>√</b> (1) | <b>√</b> (2) | ✓   | <b>✓</b> |  |  |  |

#### Notes to Table 12:

- (1) The PCI clamping diode must be disabled to drive an input with voltages higher than  $V_{\text{CCIO}}$ .
- (2) When  $V_{\rm CCIO}$  = 3.3 V, an APEX 20K device can drive a 2.5-V device with 3.3-V tolerant inputs.

Open-drain output pins on 5.0-V tolerant APEX 20K devices (with a pull-up resistor to the 5.0-V supply) can drive 5.0-V CMOS input pins that require a  $V_{\rm IH}$  of 3.5 V. When the pin is inactive, the trace will be pulled up to 5.0 V by the resistor. The open-drain pin will only drive low or tri-state; it will never drive high. The rise time is dependent on the value of the pull-up resistor and load impedance. The  $I_{\rm OL}$  current specification should be considered when selecting a pull-up resistor.

| Symbol            | Parameter   | Conditions  | Min | Тур | Max                     | Unit |
|-------------------|---|---|-----|-----|-------------------------|------|
| V <sub>OL</sub>   | 3.3-V low-level TTL output voltage  | I <sub>OL</sub> = 12 mA DC,<br>V <sub>CCIO</sub> = 3.00 V (11)                    |     |     | 0.45                    | V    |
|                   | 3.3-V low-level CMOS output voltage                                       | I <sub>OL</sub> = 0.1 mA DC,<br>V <sub>CCIO</sub> = 3.00 V (11)                   |     |     | 0.2                     | V    |
|                   | 3.3-V low-level PCI output voltage  | I <sub>OL</sub> = 1.5 mA DC,<br>V <sub>CCIO</sub> = 3.00 to 3.60 V<br>(11)        |     |     | 0.1 × V <sub>CCIO</sub> | V    |
|                   | 2.5-V low-level output voltage  | I <sub>OL</sub> = 0.1 mA DC,<br>V <sub>CCIO</sub> = 2.30 V (11)                   |     |     | 0.2                     | ٧    |
|                   |   | I <sub>OL</sub> = 1 mA DC,<br>V <sub>CCIO</sub> = 2.30 V (11)                     |     |     | 0.4                     | ٧    |
|                   |   | I <sub>OL</sub> = 2 mA DC,<br>V <sub>CCIO</sub> = 2.30 V (11)                     |     |     | 0.7                     | ٧    |
| I <sub>I</sub>    | Input pin leakage current   | $V_1 = 5.75 \text{ to } -0.5 \text{ V}$   | -10 |     | 10                      | μΑ   |
| I <sub>OZ</sub>   | Tri-stated I/O pin leakage current  | $V_O = 5.75 \text{ to } -0.5 \text{ V}$   | -10 |     | 10                      | μΑ   |
| I <sub>CC0</sub>  | V <sub>CC</sub> supply current (standby)<br>(All ESBs in power-down mode) | V <sub>I</sub> = ground, no load, no toggling inputs, -1 speed grade (12)         |     | 10  |                         | mA   |
|                   |   | V <sub>I</sub> = ground, no load, no toggling inputs,<br>-2, -3 speed grades (12) |     | 5   |                         | mA   |
| R <sub>CONF</sub> | Value of I/O pin pull-up resistor   | V <sub>CCIO</sub> = 3.0 V (13)  | 20  |     | 50                      | W    |
|                   | before and during configuration   | V <sub>CCIO</sub> = 2.375 V (13)  | 30  |     | 80                      | W    |




Figure 37. APEX 20KE  $f_{MAX}$  Timing Model




Figure 40. Synchronous Bidirectional Pin External Timing

### Notes to Figure 40:

- (1) The output enable and input registers are LE registers in the LAB adjacent to a bidirectional row pin. The output enable register is set with "Output Enable Routing= Signal-Pin" option in the Quartus II software.
- (2) The LAB adjacent input register is set with "Decrease Input Delay to Internal Cells=Off". This maintains a zero hold time for lab adjacent registers while giving a fast, position independent setup time. A faster setup time with zero hold time is possible by setting "Decrease Input Delay to Internal Cells=ON" and moving the input register farther away from the bidirectional pin. The exact position where zero hold occurs with the minimum setup time, varies with device density and speed grade.

Table 31 describes the  $f_{MAX}$  timing parameters shown in Figure 36 on page 68.

| Table 31. APEX 2        | OK f <sub>MAX</sub> Timing Parameters (Part 1 of 2)            |  |  |  |  |
|-------------------------|--|--|--|--|--|
| Symbol                  | Parameter  |  |  |  |  |
| t <sub>SU</sub>         | LE register setup time before clock                            |  |  |  |  |
| t <sub>H</sub>          | LE register hold time after clock                              |  |  |  |  |
| t <sub>CO</sub>         | LE register clock-to-output delay                              |  |  |  |  |
| t <sub>LUT</sub>        | LUT delay for data-in  |  |  |  |  |
| t <sub>ESBRC</sub>      | ESB Asynchronous read cycle time                               |  |  |  |  |
| t <sub>ESBWC</sub>      | ESB Asynchronous write cycle time                              |  |  |  |  |
| t <sub>ESBWESU</sub>    | ESB WE setup time before clock when using input register       |  |  |  |  |
| t <sub>ESBDATASU</sub>  | ESB data setup time before clock when using input register     |  |  |  |  |
| t <sub>ESBDATAH</sub>   | ESB data hold time after clock when using input register       |  |  |  |  |
| t <sub>ESBADDRSU</sub>  | ESB address setup time before clock when using input registers |  |  |  |  |
| t <sub>ESBDATACO1</sub> | ESB clock-to-output delay when using output registers          |  |  |  |  |

Tables 55 through 60 describe  $f_{MAX}$  LE Timing Microparameters,  $f_{MAX}$  ESB Timing Microparameters,  $f_{MAX}$  Routing Delays, Minimum Pulse Width Timing Parameters, External Timing Parameters, and External Bidirectional Timing Parameters for EP20K60E APEX 20KE devices.

| Symbol           | -1   |      | -2   |      | -3   |      | Unit |
|------------------|------|------|------|------|------|------|------|
|                  | Min  | Max  | Min  | Max  | Min  | Max  | 1    |
| t <sub>SU</sub>  | 0.17 |      | 0.15 |      | 0.16 |      | ns   |
| t <sub>H</sub>   | 0.32 |      | 0.33 |      | 0.39 |      | ns   |
| t <sub>CO</sub>  |      | 0.29 |      | 0.40 |      | 0.60 | ns   |
| t <sub>LUT</sub> |      | 0.77 |      | 1.07 |      | 1.59 | ns   |

| Symbol                  | -1    |      | -2    |      | -3   |      | Unit |
|-------------------------|-------|------|-------|------|------|------|------|
|                         | Min   | Max  | Min   | Max  | Min  | Max  |      |
| t <sub>ESBARC</sub>     |       | 1.65 |       | 2.02 |      | 2.11 | ns   |
| t <sub>ESBSRC</sub>     |       | 2.21 |       | 2.70 |      | 3.11 | ns   |
| t <sub>ESBAWC</sub>     |       | 3.04 |       | 3.79 |      | 4.42 | ns   |
| t <sub>ESBSWC</sub>     |       | 2.81 |       | 3.56 |      | 4.10 | ns   |
| t <sub>ESBWASU</sub>    | 0.54  |      | 0.66  |      | 0.73 |      | ns   |
| t <sub>ESBWAH</sub>     | 0.36  |      | 0.45  |      | 0.47 |      | ns   |
| t <sub>ESBWDSU</sub>    | 0.68  |      | 0.81  |      | 0.94 |      | ns   |
| t <sub>ESBWDH</sub>     | 0.36  |      | 0.45  |      | 0.47 |      | ns   |
| t <sub>ESBRASU</sub>    | 1.58  |      | 1.87  |      | 2.06 |      | ns   |
| t <sub>ESBRAH</sub>     | 0.00  |      | 0.00  |      | 0.01 |      | ns   |
| t <sub>ESBWESU</sub>    | 1.41  |      | 1.71  |      | 2.00 |      | ns   |
| t <sub>ESBWEH</sub>     | 0.00  |      | 0.00  |      | 0.00 |      | ns   |
| t <sub>ESBDATASU</sub>  | -0.02 |      | -0.03 |      | 0.09 |      | ns   |
| t <sub>ESBDATAH</sub>   | 0.13  |      | 0.13  |      | 0.13 |      | ns   |
| t <sub>ESBWADDRSU</sub> | 0.14  |      | 0.17  |      | 0.35 |      | ns   |
| t <sub>ESBRADDRSU</sub> | 0.21  |      | 0.27  |      | 0.43 |      | ns   |
| t <sub>ESBDATACO1</sub> |       | 1.04 |       | 1.30 |      | 1.46 | ns   |
| t <sub>ESBDATACO2</sub> |       | 2.15 |       | 2.70 |      | 3.16 | ns   |
| t <sub>ESBDD</sub>      |       | 2.69 |       | 3.35 |      | 3.97 | ns   |
| t <sub>PD</sub>         |       | 1.55 |       | 1.93 | _    | 2.29 | ns   |
| t <sub>PTERMSU</sub>    | 1.01  |      | 1.23  |      | 1.52 |      | ns   |
| t <sub>PTERMCO</sub>    |       | 1.06 |       | 1.32 |      | 1.04 | ns   |

| Symbol                  | -1 Speed Grade |      | -2 Spee | ed Grade | -3 Spee | Unit |    |
|-------------------------|----------------|------|---------|----------|---------|------|----|
|                         | Min            | Max  | Min     | Max      | Min     | Max  | 1  |
| t <sub>ESBARC</sub>     |                | 1.67 |         | 1.91     |         | 1.99 | ns |
| t <sub>ESBSRC</sub>     |                | 2.30 |         | 2.66     |         | 2.93 | ns |
| t <sub>ESBAWC</sub>     |                | 3.09 |         | 3.58     |         | 3.99 | ns |
| t <sub>ESBSWC</sub>     |                | 3.01 |         | 3.65     |         | 4.05 | ns |
| t <sub>ESBWASU</sub>    | 0.54           |      | 0.63    |          | 0.65    |      | ns |
| t <sub>ESBWAH</sub>     | 0.36           |      | 0.43    |          | 0.42    |      | ns |
| t <sub>ESBWDSU</sub>    | 0.69           |      | 0.77    |          | 0.84    |      | ns |
| t <sub>ESBWDH</sub>     | 0.36           |      | 0.43    |          | 0.42    |      | ns |
| t <sub>ESBRASU</sub>    | 1.61           |      | 1.77    |          | 1.86    |      | ns |
| t <sub>ESBRAH</sub>     | 0.00           |      | 0.00    |          | 0.01    |      | ns |
| t <sub>ESBWESU</sub>    | 1.35           |      | 1.47    |          | 1.61    |      | ns |
| t <sub>ESBWEH</sub>     | 0.00           |      | 0.00    |          | 0.00    |      | ns |
| t <sub>ESBDATASU</sub>  | -0.18          |      | -0.30   |          | -0.27   |      | ns |
| t <sub>ESBDATAH</sub>   | 0.13           |      | 0.13    |          | 0.13    |      | ns |
| t <sub>ESBWADDRSU</sub> | -0.02          |      | -0.11   |          | -0.03   |      | ns |
| t <sub>ESBRADDRSU</sub> | 0.06           |      | -0.01   |          | -0.05   |      | ns |
| t <sub>ESBDATACO1</sub> |                | 1.16 |         | 1.40     |         | 1.54 | ns |
| t <sub>ESBDATACO2</sub> |                | 2.18 |         | 2.55     |         | 2.85 | ns |
| t <sub>ESBDD</sub>      |                | 2.73 |         | 3.17     |         | 3.58 | ns |
| t <sub>PD</sub>         |                | 1.57 |         | 1.83     |         | 2.07 | ns |
| t <sub>PTERMSU</sub>    | 0.92           |      | 0.99    |          | 1.18    |      | ns |
| t <sub>PTERMCO</sub>    |                | 1.18 |         | 1.43     |         | 1.17 | ns |

| Symbol                  | -1 Speed Grade |      | -2 Spe | ed Grade | -3 Spee | Unit |    |
|-------------------------|----------------|------|--------|----------|---------|------|----|
|                         | Min            | Max  | Min    | Max      | Min     | Max  | 1  |
| t <sub>ESBARC</sub>     |                | 1.78 |        | 2.02     |         | 1.95 | ns |
| t <sub>ESBSRC</sub>     |                | 2.52 |        | 2.91     |         | 3.14 | ns |
| t <sub>ESBAWC</sub>     |                | 3.52 |        | 4.11     |         | 4.40 | ns |
| t <sub>ESBSWC</sub>     |                | 3.23 |        | 3.84     |         | 4.16 | ns |
| t <sub>ESBWASU</sub>    | 0.62           |      | 0.67   |          | 0.61    |      | ns |
| t <sub>ESBWAH</sub>     | 0.41           |      | 0.55   |          | 0.55    |      | ns |
| t <sub>ESBWDSU</sub>    | 0.77           |      | 0.79   |          | 0.81    |      | ns |
| t <sub>ESBWDH</sub>     | 0.41           |      | 0.55   |          | 0.55    |      | ns |
| t <sub>ESBRASU</sub>    | 1.74           |      | 1.92   |          | 1.85    |      | ns |
| t <sub>ESBRAH</sub>     | 0.00           |      | 0.01   |          | 0.23    |      | ns |
| t <sub>ESBWESU</sub>    | 2.07           |      | 2.28   |          | 2.41    |      | ns |
| t <sub>ESBWEH</sub>     | 0.00           |      | 0.00   |          | 0.00    |      | ns |
| t <sub>ESBDATASU</sub>  | 0.25           |      | 0.27   |          | 0.29    |      | ns |
| t <sub>ESBDATAH</sub>   | 0.13           |      | 0.13   |          | 0.13    |      | ns |
| t <sub>ESBWADDRSU</sub> | 0.11           |      | 0.04   |          | 0.11    |      | ns |
| t <sub>ESBRADDRSU</sub> | 0.14           |      | 0.11   |          | 0.16    |      | ns |
| t <sub>ESBDATACO1</sub> |                | 1.29 |        | 1.50     |         | 1.63 | ns |
| t <sub>ESBDATACO2</sub> |                | 2.55 |        | 2.99     |         | 3.22 | ns |
| t <sub>ESBDD</sub>      |                | 3.12 |        | 3.57     |         | 3.85 | ns |
| t <sub>PD</sub>         |                | 1.84 |        | 2.13     |         | 2.32 | ns |
| t <sub>PTERMSU</sub>    | 1.08           |      | 1.19   |          | 1.32    |      | ns |

1.53

1.66

ns

1.31

 $t_{\text{PTERMCO}}$ 

| Symbol                     | -1 Speed Grade |      | -2 Spee | d Grade | -3 Spee | Unit |    |
|----------------------------|----------------|------|---------|---------|---------|------|----|
|                            | Min            | Max  | Min     | Max     | Min     | Max  | 1  |
| t <sub>INSUBIDIR</sub>     | 3.22           |      | 3.33    |         | 3.51    |      | ns |
| t <sub>INHBIDIR</sub>      | 0.00           |      | 0.00    |         | 0.00    |      | ns |
| t <sub>OUTCOBIDIR</sub>    | 2.00           | 5.75 | 2.00    | 6.33    | 2.00    | 6.90 | ns |
| t <sub>XZBIDIR</sub>       |                | 6.31 |         | 7.09    |         | 7.76 | ns |
| tzxbidir                   |                | 6.31 |         | 7.09    |         | 7.76 | ns |
| t <sub>INSUBIDIRPL</sub> L | 3.25           |      | 3.26    |         |         |      | ns |
| t <sub>INHBIDIRPLL</sub>   | 0.00           |      | 0.00    |         |         |      | ns |
| t <sub>OUTCOBIDIRPLL</sub> | 0.50           | 2.25 | 0.50    | 2.99    |         |      | ns |
| txzbidirpll                |                | 2.81 |         | 3.80    |         |      | ns |
| tzxbidirpll                |                | 2.81 |         | 3.80    |         |      | ns |

Tables 103 through 108 describe  $f_{MAX}$  LE Timing Microparameters,  $f_{MAX}$  ESB Timing Microparameters,  $f_{MAX}$  Routing Delays, Minimum Pulse Width Timing Parameters, External Timing Parameters, and External Bidirectional Timing Parameters for EP20K1500E APEX 20KE devices.

| Table 103. EP20K1500E f <sub>MAX</sub> LE Timing Microparameters |                |      |                |      |                |      |      |  |  |  |
|--|----------------|------|----------------|------|----------------|------|------|--|--|--|
| Symbol   | -1 Speed Grade |      | -2 Speed Grade |      | -3 Speed Grade |      | Unit |  |  |  |
|  | Min            | Max  | Min            | Max  | Min            | Max  | 1    |  |  |  |
| t <sub>SU</sub>  | 0.25           |      | 0.25           |      | 0.25           |      | ns   |  |  |  |
| t <sub>H</sub>   | 0.25           |      | 0.25           |      | 0.25           |      | ns   |  |  |  |
| t <sub>CO</sub>  |                | 0.28 |                | 0.32 |                | 0.33 | ns   |  |  |  |
| t <sub>LUT</sub>   |                | 0.80 |                | 0.95 |                | 1.13 | ns   |  |  |  |

| Table 110. Selectable I/O Standard Output Delays |                |       |                |       |                |       |      |
|--|----------------|-------|----------------|-------|----------------|-------|------|
| Symbol   | -1 Speed Grade |       | -2 Speed Grade |       | -3 Speed Grade |       | Unit |
|  | Min            | Max   | Min            | Max   | Min            | Max   | Min  |
| LVCMOS   |                | 0.00  |                | 0.00  |                | 0.00  | ns   |
| LVTTL  |                | 0.00  |                | 0.00  |                | 0.00  | ns   |
| 2.5 V  |                | 0.00  |                | 0.09  |                | 0.10  | ns   |
| 1.8 V  |                | 2.49  |                | 2.98  |                | 3.03  | ns   |
| PCI  |                | -0.03 |                | 0.17  |                | 0.16  | ns   |
| GTL+   |                | 0.75  |                | 0.75  |                | 0.76  | ns   |
| SSTL-3 Class I                                   |                | 1.39  |                | 1.51  |                | 1.50  | ns   |
| SSTL-3 Class II                                  |                | 1.11  |                | 1.23  |                | 1.23  | ns   |
| SSTL-2 Class I                                   |                | 1.35  |                | 1.48  |                | 1.47  | ns   |
| SSTL-2 Class II                                  |                | 1.00  |                | 1.12  |                | 1.12  | ns   |
| LVDS   |                | -0.48 |                | -0.48 |                | -0.48 | ns   |
| CTT  |                | 0.00  |                | 0.00  |                | 0.00  | ns   |
| AGP  |                | 0.00  |                | 0.00  |                | 0.00  | ns   |

# Power Consumption

To estimate device power consumption, use the interactive power calculator on the Altera web site at http://www.altera.com.

# Configuration & Operation

The APEX 20K architecture supports several configuration schemes. This section summarizes the device operating modes and available device configuration schemes.

### **Operating Modes**

The APEX architecture uses SRAM configuration elements that require configuration data to be loaded each time the circuit powers up. The process of physically loading the SRAM data into the device is called configuration. During initialization, which occurs immediately after configuration, the device resets registers, enables I/O pins, and begins to operate as a logic device. The I/O pins are tri-stated during power-up, and before and during configuration. Together, the configuration and initialization processes are called *command mode*; normal device operation is called *user mode*.

Before and during device configuration, all I/O pins are pulled to  $V_{\mbox{\scriptsize CCIO}}$  by a built-in weak pull-up resistor.



101 Innovation Drive San Jose, CA 95134 (408) 544-7000 http://www.altera.com Applications Hotline: (800) 800-EPLD Customer Marketing: (408) 544-7104 Literature Services: lit\_req@altera.com Copyright © 2004 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and service marks of Altera Corporation in the U.S. and other countries. All other product or service names are the property of their respective holders. Altera products are protected under numerous U.S. and foreign patents and pending applications, mask work rights, and copyrights. Altera warrants performance of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes

to any products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Altera Corporation. Altera customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.

