

Welcome to **E-XFL.COM** 

# Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

## **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Obsolete
Number of LABs/CLBs	640
Number of Logic Elements/Cells	6400
Total RAM Bits	81920
Number of I/O	316
Number of Gates	404000
Voltage - Supply	1.71V ~ 1.89V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	484-BBGA
Supplier Device Package	484-FBGA (23x23)
Purchase URL	https://www.e-xfl.com/product-detail/intel/ep20k160efc484-3n

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

- Flexible clock management circuitry with up to four phase-locked loops (PLLs)
  - Built-in low-skew clock tree
  - Up to eight global clock signals
  - ClockLock<sup>®</sup> feature reducing clock delay and skew
  - ClockBoost<sup>®</sup> feature providing clock multiplication and division
  - ClockShift™ programmable clock phase and delay shifting

## Powerful I/O features

- Compliant with peripheral component interconnect Special Interest Group (PCI SIG) PCI Local Bus Specification, Revision 2.2 for 3.3-V operation at 33 or 66 MHz and 32 or 64 bits
- Support for high-speed external memories, including DDR SDRAM and ZBT SRAM (ZBT is a trademark of Integrated Device Technology, Inc.)
- Bidirectional I/O performance ( $t_{CO} + t_{SU}$ ) up to 250 MHz
- LVDS performance up to 840 Mbits per channel
- Direct connection from I/O pins to local interconnect providing fast t<sub>CO</sub> and t<sub>SU</sub> times for complex logic
- MultiVolt I/O interface support to interface with 1.8-V, 2.5-V, 3.3-V, and 5.0-V devices (see Table 3)
- Programmable clamp to V<sub>CCIO</sub>
- Individual tri-state output enable control for each pin
- Programmable output slew-rate control to reduce switching noise
- Support for advanced I/O standards, including low-voltage differential signaling (LVDS), LVPECL, PCI-X, AGP, CTT, stubseries terminated logic (SSTL-3 and SSTL-2), Gunning transceiver logic plus (GTL+), and high-speed terminated logic (HSTL Class I)
- Pull-up on I/O pins before and during configuration

### Advanced interconnect structure

- Four-level hierarchical FastTrack<sup>®</sup> Interconnect structure providing fast, predictable interconnect delays
- Dedicated carry chain that implements arithmetic functions such as fast adders, counters, and comparators (automatically used by software tools and megafunctions)
- Dedicated cascade chain that implements high-speed, high-fan-in logic functions (automatically used by software tools and megafunctions)
- Interleaved local interconnect allows one LE to drive 29 other LEs through the fast local interconnect

## Advanced packaging options

- Available in a variety of packages with 144 to 1,020 pins (see Tables 4 through 7)
- FineLine BGA® packages maximize board space efficiency

## Advanced software support

 Software design support and automatic place-and-route provided by the Altera® Quartus® II development system for

- Windows-based PCs, Sun SPARCstations, and HP 9000 Series 700/800 workstations
- Altera MegaCore® functions and Altera Megafunction Partners Program (AMPP<sup>SM</sup>) megafunctions
- NativeLink<sup>TM</sup> integration with popular synthesis, simulation, and timing analysis tools
- Quartus II SignalTap<sup>®</sup> embedded logic analyzer simplifies in-system design evaluation by giving access to internal nodes during device operation
- Supports popular revision-control software packages including PVCS, Revision Control System (RCS), and Source Code Control System (SCCS)

Device	144-Pin TQFP	208-Pin PQFP RQFP	240-Pin PQFP RQFP	356-Pin BGA	652-Pin BGA	655-Pin PGA
EP20K30E	92	125				
EP20K60E	92	148	151	196		
EP20K100	101	159	189	252		
EP20K100E	92	151	183	246		
EP20K160E	88	143	175	271		
EP20K200		144	174	277		
EP20K200E		136	168	271	376	
EP20K300E			152		408	
EP20K400					502	502
EP20K400E					488	
EP20K600E					488	
EP20K1000E					488	
EP20K1500E					488	

Feature	APEX 20K Devices	APEX 20KE Devices
MultiCore system integration	Full support	Full support
SignalTap logic analysis	Full support	Full support
32/64-Bit, 33-MHz PCI	Full compliance in -1, -2 speed grades	Full compliance in -1, -2 speed grades
32/64-Bit, 66-MHz PCI	-	Full compliance in -1 speed grade
MultiVolt I/O	2.5-V or 3.3-V V <sub>CCIO</sub> V <sub>CCIO</sub> selected for device Certain devices are 5.0-V tolerant	1.8-V, 2.5-V, or 3.3-V V <sub>CCIO</sub> V <sub>CCIO</sub> selected block-by-block 5.0-V tolerant with use of external resistor
ClockLock support	Clock delay reduction 2× and 4× clock multiplication	Clock delay reduction $m/(n \times v)$ or $m/(n \times k)$ clock multiplication Drive ClockLock output off-chip External clock feedback ClockShift LVDS support Up to four PLLs ClockShift, clock phase adjustment
Dedicated clock and input pins	Six	Eight
I/O standard support	2.5-V, 3.3-V, 5.0-V I/O 3.3-V PCI Low-voltage complementary metal-oxide semiconductor (LVCMOS) Low-voltage transistor-to-transistor logic (LVTTL)	1.8-V, 2.5-V, 3.3-V, 5.0-V I/O 2.5-V I/O 3.3-V PCI and PCI-X 3.3-V Advanced Graphics Port (AGP) Center tap terminated (CTT) GTL+ LVCMOS LVTTL True-LVDS and LVPECL data pins (in EP20K300E and larger devices) LVDS and LVPECL signaling (in all BGA and FineLine BGA devices) LVDS and LVPECL data pins up to 156 Mbps (in -1 speed grade devices) HSTL Class I PCI-X SSTL-2 Class I and II SSTL-3 Class I and II
Memory support	Dual-port RAM FIFO RAM ROM	CAM Dual-port RAM FIFO RAM ROM




Figure 6. APEX 20K Carry Chain

#### Normal Mode

The normal mode is suitable for general logic applications, combinatorial functions, or wide decoding functions that can take advantage of a cascade chain. In normal mode, four data inputs from the LAB local interconnect and the carry-in are inputs to a four-input LUT. The Quartus II software Compiler automatically selects the carry-in or the DATA3 signal as one of the inputs to the LUT. The LUT output can be combined with the cascade-in signal to form a cascade chain through the cascade-out signal. LEs in normal mode support packed registers.

#### Arithmetic Mode

The arithmetic mode is ideal for implementing adders, accumulators, and comparators. An LE in arithmetic mode uses two 3-input LUTs. One LUT computes a three-input function; the other generates a carry output. As shown in Figure 8, the first LUT uses the carry-in signal and two data inputs from the LAB local interconnect to generate a combinatorial or registered output. For example, when implementing an adder, this output is the sum of three signals: DATA1, DATA2, and carry-in. The second LUT uses the same three signals to generate a carry-out signal, thereby creating a carry chain. The arithmetic mode also supports simultaneous use of the cascade chain. LEs in arithmetic mode can drive out registered and unregistered versions of the LUT output.

The Quartus II software implements parameterized functions that use the arithmetic mode automatically where appropriate; the designer does not need to specify how the carry chain will be used.

#### Counter Mode

The counter mode offers clock enable, counter enable, synchronous up/down control, synchronous clear, and synchronous load options. The counter enable and synchronous up/down control signals are generated from the data inputs of the LAB local interconnect. The synchronous clear and synchronous load options are LAB-wide signals that affect all registers in the LAB. Consequently, if any of the LEs in an LAB use the counter mode, other LEs in that LAB must be used as part of the same counter or be used for a combinatorial function. The Quartus II software automatically places any registers that are not used by the counter into other LABs.

The programmable register also supports an asynchronous clear function. Within the ESB, two asynchronous clears are generated from global signals and the local interconnect. Each macrocell can either choose between the two asynchronous clear signals or choose to not be cleared. Either of the two clear signals can be inverted within the ESB. Figure 15 shows the ESB control logic when implementing product-terms.

Dedicated Clocks Global Signals Local Interconnect Local Interconnect Local Interconnect Local Interconnect CLR1 CLKENA2 CLK1 CLKENA1 CLR<sub>2</sub>

Figure 15. ESB Product-Term Mode Control Logic

Note to Figure 15:

(1) APEX 20KE devices have four dedicated clocks.


## Parallel Expanders

Parallel expanders are unused product terms that can be allocated to a neighboring macrocell to implement fast, complex logic functions. Parallel expanders allow up to 32 product terms to feed the macrocell OR logic directly, with two product terms provided by the macrocell and 30 parallel expanders provided by the neighboring macrocells in the ESB.

The Quartus II software Compiler can allocate up to 15 sets of up to two parallel expanders per set to the macrocells automatically. Each set of two parallel expanders incurs a small, incremental timing delay. Figure 16 shows the APEX 20K parallel expanders.

Figure 26. APEX 20KE Bidirectional I/O Registers Notes (1), (2)

Row, Column, FastRow, 4 Dedicated or Local Interconnect Clock Inputs



Notes to Figure 26:

- (1) This programmable delay has four settings: off and three levels of delay.
- (2) The output enable and input registers are LE registers in the LAB adjacent to the bidirectional pin.

## Advanced I/O Standard Support

APEX 20KE IOEs support the following I/O standards: LVTTL, LVCMOS, 1.8-V I/O, 2.5-V I/O, 3.3-V PCI, PCI-X, 3.3-V AGP, LVDS, LVPECL, GTL+, CTT, HSTL Class I, SSTL-3 Class I and II, and SSTL-2 Class I and II.



For more information on I/O standards supported by APEX 20KE devices, see *Application Note 117 (Using Selectable I/O Standards in Altera Devices)*.

The APEX 20KE device contains eight I/O banks. In QFP packages, the banks are linked to form four I/O banks. The I/O banks directly support all standards except LVDS and LVPECL. All I/O banks can support LVDS and LVPECL with the addition of external resistors. In addition, one block within a bank contains circuitry to support high-speed True-LVDS and LVPECL inputs, and another block within a particular bank supports high-speed True-LVDS and LVPECL outputs. The LVDS blocks support all of the I/O standards. Each I/O bank has its own VCCIO pins. A single device can support 1.8-V, 2.5-V, and 3.3-V interfaces; each bank can support a different standard independently. Each bank can also use a separate V<sub>REF</sub> level so that each bank can support any of the terminated standards (such as SSTL-3) independently. Within a bank, any one of the terminated standards can be supported. EP20K300E and larger APEX 20KE devices support the LVDS interface for data pins (smaller devices support LVDS clock pins, but not data pins). All EP20K300E and larger devices support the LVDS interface for data pins up to 155 Mbit per channel; EP20K400E devices and larger with an X-suffix on the ordering code add a serializer/deserializer circuit and PLL for higher-speed support.

Each bank can support multiple standards with the same VCCIO for output pins. Each bank can support one voltage-referenced I/O standard, but it can support multiple I/O standards with the same VCCIO voltage level. For example, when VCCIO is 3.3 V, a bank can support LVTTL, LVCMOS, 3.3-V PCI, and SSTL-3 for inputs and outputs.

When the LVDS banks are not used as LVDS I/O banks, they support all of the other I/O standards. Figure 29 shows the arrangement of the APEX 20KE I/O banks.

Table 18.	APEX 20KE Clock Input &	Output Parameters	(Part 2	<b>of 2)</b> Note	9 (1)		
Symbol	Parameter	I/O Standard	-1X Speed Grade		-2X Speed Grade		Units
			Min	Max	Min	Max	
f <sub>IN</sub>	Input clock frequency	3.3-V LVTTL	1.5	290	1.5	257	MHz
		2.5-V LVTTL	1.5	281	1.5	250	MHz
		1.8-V LVTTL	1.5	272	1.5	243	MHz
		GTL+	1.5	303	1.5	261	MHz
		SSTL-2 Class	1.5	291	1.5	253	MHz
		SSTL-2 Class	1.5	291	1.5	253	MHz
		SSTL-3 Class	1.5	300	1.5	260	MHz
		SSTL-3 Class	1.5	300	1.5	260	MHz
		LVDS	1.5	420	1.5	350	MHz


#### Notes to Tables 17 and 18:

- All input clock specifications must be met. The PLL may not lock onto an incoming clock if the clock specifications
  are not met, creating an erroneous clock within the device.
- (2) The maximum lock time is 40 µs or 2000 input clock cycles, whichever occurs first.
- (3) Before configuration, the PLL circuits are disable and powered down. During configuration, the PLLs are still disabled. The PLLs begin to lock once the device is in the user mode. If the clock enable feature is used, lock begins once the CLKLK ENA pin goes high in user mode.
- (4) The PLL VCO operating range is 200 MHz  $\delta$  f<sub>VCO</sub>  $\delta$  840 MHz for LVDS mode.

## SignalTap Embedded Logic Analyzer

APEX 20K devices include device enhancements to support the SignalTap embedded logic analyzer. By including this circuitry, the APEX 20K device provides the ability to monitor design operation over a period of time through the IEEE Std. 1149.1 (JTAG) circuitry; a designer can analyze internal logic at speed without bringing internal signals to the I/O pins. This feature is particularly important for advanced packages such as FineLine BGA packages because adding a connection to a pin during the debugging process can be difficult after a board is designed and manufactured.

Figure 32. APEX 20K AC Test Conditions Note (1)



## Note to Figure 32:

(1) Power supply transients can affect AC measurements. Simultaneous transitions of multiple outputs should be avoided for accurate measurement. Threshold tests must not be performed under AC conditions. Large-amplitude, fast-ground-current transients normally occur as the device outputs discharge the load capacitances. When these transients flow through the parasitic inductance between the device ground pin and the test system ground, significant reductions in observable noise immunity can result.

# Operating Conditions

Tables 23 through 26 provide information on absolute maximum ratings, recommended operating conditions, DC operating conditions, and capacitance for 2.5-V APEX 20K devices.

Table 2	Table 23. APEX 20K 5.0-V Tolerant Device Absolute Maximum Ratings       Notes (1), (2)										
Symbol	Parameter	Conditions	Min	Max	Unit						
V <sub>CCINT</sub>	Supply voltage	With respect to ground (3)	-0.5	3.6	V						
V <sub>CCIO</sub>			-0.5	4.6	V						
V <sub>I</sub>	DC input voltage		-2.0	5.75	V						
I <sub>OUT</sub>	DC output current, per pin		-25	25	mA						
T <sub>STG</sub>	Storage temperature	No bias	-65	150	° C						
T <sub>AMB</sub>	Ambient temperature	Under bias	-65	135	° C						
TJ	Junction temperature	PQFP, RQFP, TQFP, and BGA packages, under bias		135	° C						
		Ceramic PGA packages, under bias		150	°C						



For DC Operating Specifications on APEX 20KE I/O standards, please refer to *Application Note 117 (Using Selectable I/O Standards in Altera Devices).* 

Table 30. APEX 20KE Device Capacitance   Note (15)								
Symbol	Parameter	Conditions	Min	Max	Unit			
C <sub>IN</sub>	Input capacitance	V <sub>IN</sub> = 0 V, f = 1.0 MHz		8	pF			
C <sub>INCLK</sub>	Input capacitance on dedicated clock pin	V <sub>IN</sub> = 0 V, f = 1.0 MHz		12	pF			
C <sub>OUT</sub>	Output capacitance	V <sub>OUT</sub> = 0 V, f = 1.0 MHz		8	pF			

#### Notes to Tables 27 through 30:

- (1) See the Operating Requirements for Altera Devices Data Sheet.
- (2) Minimum DC input is -0.5 V. During transitions, the inputs may undershoot to -2.0 V or overshoot to 5.75 V for input currents less than 100 mA and periods shorter than 20 ns.
- (3) Numbers in parentheses are for industrial-temperature-range devices.
- (4) Maximum V<sub>CC</sub> rise time is 100 ms, and V<sub>CC</sub> must rise monotonically.
- (5) Minimum DC input is -0.5 V. During transitions, the inputs may undershoot to -2.0 V or overshoot to the voltage shown in the following table based on input duty cycle for input currents less than 100 mA. The overshoot is dependent upon duty cycle of the signal. The DC case is equivalent to 100% duty cycle.

Vin Max. Duty Cycle 4.0V 100% (DC) 4.1 90% 4.2 50% 4.3 30% 4.4 17% 4.5 10%


- (6) All pins, including dedicated inputs, clock, I/O, and JTAG pins, may be driven before V<sub>CCINT</sub> and V<sub>CCIO</sub> are powered.
- Typical values are for  $T_A = 25^{\circ}$  C,  $V_{CCINT} = 1.8$  V, and  $V_{CCIO} = 1.8$  V, 2.5 V or 3.3 V.
- (8) These values are specified under the APEX 20KE device recommended operating conditions, shown in Table 24 on page 60.
- (9) Refer to Application Note 117 (Using Selectable I/O Standards in Altera Devices) for the V<sub>IH</sub>, V<sub>IL</sub>, V<sub>OH</sub>, V<sub>OL</sub>, and I<sub>I</sub> parameters when VCCIO = 1.8 V.
- (10) The APEX 20KE input buffers are compatible with 1.8-V, 2.5-V and 3.3-V (LVTTL and LVCMOS) signals. Additionally, the input buffers are 3.3-V PCI compliant. Input buffers also meet specifications for GTL+, CTT, AGP, SSTL-2, SSTL-3, and HSTL.
- (11) The I<sub>OH</sub> parameter refers to high-level TTL, PCI, or CMOS output current.
- (12) The I<sub>OL</sub> parameter refers to low-level TTL, PCI, or CMOS output current. This parameter applies to open-drain pins as well as output pins.
- (13) This value is specified for normal device operation. The value may vary during power-up.
- (14) Pin pull-up resistance values will be lower if an external source drives the pin higher than V<sub>CCIO</sub>.
- (15) Capacitance is sample-tested only.

Figure 33 shows the relationship between  $V_{CCIO}$  and  $V_{CCINT}$  for 3.3-V PCI compliance on APEX 20K devices.

Figures 38 and 39 show the asynchronous and synchronous timing waveforms, respectively, for the ESB macroparameters in Table 31.

Figure 38. ESB Asynchronous Timing Waveforms





## **ESB Asynchronous Write**




Table 43. EP20K100 External Timing Parameters									
Symbol	-1 Speed Grade		-2 Spe	-2 Speed Grade		-3 Speed Grade			
	Min	Max	Min	Max	Min	Max			
t <sub>INSU</sub> (1)	2.3		2.8		3.2		ns		
t <sub>INH</sub> (1)	0.0		0.0		0.0		ns		
t <sub>OUTCO</sub> (1)	2.0	4.5	2.0	4.9	2.0	6.6	ns		
t <sub>INSU</sub> (2)	1.1		1.2		-		ns		
t <sub>INH</sub> (2)	0.0		0.0		_		ns		
t <sub>OUTCO</sub> (2)	0.5	2.7	0.5	3.1	_	4.8	ns		

Symbol	-1 Speed Grade		-2 Speed Grade		-3 Speed Grade		Unit
	Min	Max	Min	Max	Min	Max	
t <sub>INSUBIDIR</sub> (1)	2.3		2.8		3.2		ns
t <sub>INHBIDIR</sub> (1)	0.0		0.0		0.0		ns
toutcobidir (1)	2.0	4.5	2.0	4.9	2.0	6.6	ns
t <sub>XZBIDIR</sub> (1)		5.0		5.9		6.9	ns
t <sub>ZXBIDIR</sub> (1)		5.0		5.9		6.9	ns
t <sub>INSUBIDIR</sub> (2)	1.0		1.2		-		ns
t <sub>INHBIDIR</sub> (2)	0.0		0.0		-		ns
toutcobidir (2)	0.5	2.7	0.5	3.1	-	-	ns
t <sub>XZBIDIR</sub> (2)		4.3		5.0		_	ns
t <sub>ZXBIDIR</sub> (2)		4.3		5.0		_	ns

Table 45. EP20K200 External Timing Parameters									
Symbol	-1 Spec	-1 Speed Grade		-2 Speed Grade		-3 Speed Grade			
	Min	Max	Min	Max	Min	Max			
t <sub>INSU</sub> (1)	1.9		2.3		2.6		ns		
t <sub>INH</sub> (1)	0.0		0.0		0.0		ns		
t <sub>OUTCO</sub> (1)	2.0	4.6	2.0	5.6	2.0	6.8	ns		
t <sub>INSU</sub> (2)	1.1		1.2		_		ns		
t <sub>INH</sub> (2)	0.0		0.0		_		ns		
t <sub>OUTCO</sub> (2)	0.5	2.7	0.5	3.1	-	-	ns		

Tables 55 through 60 describe  $f_{MAX}$  LE Timing Microparameters,  $f_{MAX}$  ESB Timing Microparameters,  $f_{MAX}$  Routing Delays, Minimum Pulse Width Timing Parameters, External Timing Parameters, and External Bidirectional Timing Parameters for EP20K60E APEX 20KE devices.

Table 55. EP20K60E f <sub>MAX</sub> LE Timing Microparameters										
Symbol	-	1	,	-2	-	3	Unit			
	Min	Max	Min	Max	Min	Max				
t <sub>SU</sub>	0.17		0.15		0.16		ns			
t <sub>H</sub>	0.32		0.33		0.39		ns			
t <sub>CO</sub>		0.29		0.40		0.60	ns			
t <sub>LUT</sub>		0.77		1.07		1.59	ns			

Symbol	-	1		-2		-3	
	Min	Max	Min	Max	Min	Max	
t <sub>ESBARC</sub>		1.83		2.57		3.79	ns
t <sub>ESBSRC</sub>		2.46		3.26		4.61	ns
t <sub>ESBAWC</sub>		3.50		4.90		7.23	ns
t <sub>ESBSWC</sub>		3.77		4.90		6.79	ns
t <sub>ESBWASU</sub>	1.59		2.23		3.29		ns
t <sub>ESBWAH</sub>	0.00		0.00		0.00		ns
t <sub>ESBWDSU</sub>	1.75		2.46		3.62		ns
t <sub>ESBWDH</sub>	0.00		0.00		0.00		ns
t <sub>ESBRASU</sub>	1.76		2.47		3.64		ns
t <sub>ESBRAH</sub>	0.00		0.00		0.00		ns
t <sub>ESBWESU</sub>	1.68		2.49		3.87		ns
t <sub>ESBWEH</sub>	0.00		0.00		0.00		ns
t <sub>ESBDATASU</sub>	0.08		0.43		1.04		ns
t <sub>ESBDATAH</sub>	0.13		0.13		0.13		ns
t <sub>ESBWADDRSU</sub>	0.29		0.72		1.46		ns
t <sub>ESBRADDRSU</sub>	0.36		0.81		1.58		ns
t <sub>ESBDATACO1</sub>		1.06		1.24		1.55	ns
t <sub>ESBDATACO2</sub>		2.39		3.35		4.94	ns
t <sub>ESBDD</sub>		3.50		4.90		7.23	ns
t <sub>PD</sub>		1.72		2.41		3.56	ns
t <sub>PTERMSU</sub>	0.99		1.56		2.55		ns
t <sub>PTERMCO</sub>		1.07		1.26		1.08	ns

Table 57. EP20K60E f <sub>MAX</sub> Routing Delays										
Symbol	-	1	-2			3	Unit			
	Min	Max	Min	Max	Min	Max				
t <sub>F1-4</sub>		0.24		0.26		0.30	ns			
t <sub>F5-20</sub>		1.45		1.58		1.79	ns			
t <sub>F20+</sub>		1.96		2.14		2.45	ns			

Symbol	-	1	-	2	-3		Unit
	Min	Max	Min	Max	Min	Max	
t <sub>CH</sub>	2.00		2.50		2.75		ns
t <sub>CL</sub>	2.00		2.50		2.75		ns
t <sub>CLRP</sub>	0.20		0.28		0.41		ns
t <sub>PREP</sub>	0.20		0.28		0.41		ns
t <sub>ESBCH</sub>	2.00		2.50		2.75		ns
t <sub>ESBCL</sub>	2.00		2.50		2.75		ns
t <sub>ESBWP</sub>	1.29		1.80		2.66		ns
t <sub>ESBRP</sub>	1.04		1.45		2.14		ns

Symbol	-1		-	2	-3		Unit
	Min	Max	Min	Max	Min	Max	
t <sub>INSU</sub>	2.03		2.12		2.23		ns
t <sub>INH</sub>	0.00		0.00		0.00		ns
t <sub>OUTCO</sub>	2.00	4.84	2.00	5.31	2.00	5.81	ns
t <sub>INSUPLL</sub>	1.12		1.15		-		ns
t <sub>INHPLL</sub>	0.00		0.00		-		ns
toutcople	0.50	3.37	0.50	3.69	-	-	ns

Symbol	-	1	-	-2		3	Unit
	Min	Max	Min	Max	Min	Max	
t <sub>ESBARC</sub>		1.79		2.44		3.25	ns
t <sub>ESBSRC</sub>		2.40		3.12		4.01	ns
t <sub>ESBAWC</sub>		3.41		4.65		6.20	ns
t <sub>ESBSWC</sub>		3.68		4.68		5.93	ns
t <sub>ESBWASU</sub>	1.55		2.12		2.83		ns
t <sub>ESBWAH</sub>	0.00		0.00		0.00		ns
t <sub>ESBWDSU</sub>	1.71		2.33		3.11		ns
t <sub>ESBWDH</sub>	0.00		0.00		0.00		ns
t <sub>ESBRASU</sub>	1.72		2.34		3.13		ns
t <sub>ESBRAH</sub>	0.00		0.00		0.00		ns
t <sub>ESBWESU</sub>	1.63		2.36		3.28		ns
t <sub>ESBWEH</sub>	0.00		0.00		0.00		ns
t <sub>ESBDATASU</sub>	0.07		0.39		0.80		ns
t <sub>ESBDATAH</sub>	0.13		0.13		0.13		ns
t <sub>ESBWADDRSU</sub>	0.27		0.67		1.17		ns
t <sub>ESBRADDRSU</sub>	0.34		0.75		1.28		ns
t <sub>ESBDATACO1</sub>		1.03		1.20		1.40	ns
t <sub>ESBDATACO2</sub>		2.33		3.18		4.24	ns
t <sub>ESBDD</sub>		3.41		4.65		6.20	ns
t <sub>PD</sub>		1.68		2.29		3.06	ns
t <sub>PTERMSU</sub>	0.96		1.48		2.14		ns
t <sub>PTERMCO</sub>		1.05		1.22		1.42	ns

Table 81. EP2	OK300E f <sub>MAX</sub> I	Routing Delay	s				
Symbol	-	1		2	-	3	Unit
	Min	Max	Min	Max	Min	Max	1
t <sub>F1-4</sub>		0.22		0.24		0.26	ns
t <sub>F5-20</sub>		1.33		1.43		1.58	ns
t <sub>F20+</sub>		3.63		3.93		4.35	ns

Symbol	-1	-1		2	-3		Unit
	Min	Max	Min	Max	Min	Max	
t <sub>CH</sub>	1.25		1.43		1.67		ns
t <sub>CL</sub>	1.25		1.43		1.67		ns
t <sub>CLRP</sub>	0.19		0.26		0.35		ns
t <sub>PREP</sub>	0.19		0.26		0.35		ns
t <sub>ESBCH</sub>	1.25		1.43		1.67		ns
t <sub>ESBCL</sub>	1.25		1.43		1.67		ns
t <sub>ESBWP</sub>	1.25		1.71		2.28		ns
t <sub>ESBRP</sub>	1.01		1.38		1.84		ns

Symbol	-1		-	2	-3	Unit	
	Min	Max	Min	Max	Min	Max	
t <sub>INSU</sub>	2.31		2.44		2.57		ns
t <sub>INH</sub>	0.00		0.00		0.00		ns
t <sub>OUTCO</sub>	2.00	5.29	2.00	5.82	2.00	6.24	ns
t <sub>INSUPLL</sub>	1.76		1.85		-		ns
t <sub>INHPLL</sub>	0.00		0.00		-		ns
toutcople	0.50	2.65	0.50	2.95	_	-	ns

Symbol	-1		-	2	-	Unit	
	Min	Max	Min	Max	Min	Max	
t <sub>INSUBIDIR</sub>	2.77		2.85		3.11		ns
t <sub>INHBIDIR</sub>	0.00		0.00		0.00		ns
t <sub>OUTCOBIDIR</sub>	2.00	5.29	2.00	5.82	2.00	6.24	ns
t <sub>XZBIDIR</sub>		7.59		8.30		9.09	ns
t <sub>ZXBIDIR</sub>		7.59		8.30		9.09	ns
t <sub>INSUBIDIRPLL</sub>	2.50		2.76		-		ns
t <sub>INHBIDIRPLL</sub>	0.00		0.00		-		ns
toutcobidirpll	0.50	2.65	0.50	2.95	-	-	ns
t <sub>XZBIDIRPLL</sub>		5.00		5.43		-	ns
tzxbidirpll		5.00		5.43		-	ns

Symbol	-1 Spee	d Grade	-2 Spe	-2 Speed Grade		-3 Speed Grade		
	Min	Max	Min	Max	Min	Max		
t <sub>ESBARC</sub>		1.78		2.02		1.95	ns	
t <sub>ESBSRC</sub>		2.52		2.91		3.14	ns	
t <sub>ESBAWC</sub>		3.52		4.11		4.40	ns	
t <sub>ESBSWC</sub>		3.23		3.84		4.16	ns	
t <sub>ESBWASU</sub>	0.62		0.67		0.61		ns	
t <sub>ESBWAH</sub>	0.41		0.55		0.55		ns	
t <sub>ESBWDSU</sub>	0.77		0.79		0.81		ns	
t <sub>ESBWDH</sub>	0.41		0.55		0.55		ns	
t <sub>ESBRASU</sub>	1.74		1.92		1.85		ns	
t <sub>ESBRAH</sub>	0.00		0.01		0.23		ns	
t <sub>ESBWESU</sub>	2.07		2.28		2.41		ns	
t <sub>ESBWEH</sub>	0.00		0.00		0.00		ns	
t <sub>ESBDATASU</sub>	0.25		0.27		0.29		ns	
t <sub>ESBDATAH</sub>	0.13		0.13		0.13		ns	
t <sub>ESBWADDRSU</sub>	0.11		0.04		0.11		ns	
t <sub>ESBRADDRSU</sub>	0.14		0.11		0.16		ns	
t <sub>ESBDATACO1</sub>		1.29		1.50		1.63	ns	
t <sub>ESBDATACO2</sub>		2.55		2.99		3.22	ns	
t <sub>ESBDD</sub>		3.12		3.57		3.85	ns	
t <sub>PD</sub>		1.84		2.13		2.32	ns	
t <sub>PTERMSU</sub>	1.08		1.19		1.32		ns	

1.53

1.66

ns

1.31

 $t_{\text{PTERMCO}}$ 

Symbol	-1 Speed Grade		-2 Spee	d Grade	-3 Spee	Unit	
	Min	Max	Min	Max	Min	Max	
t <sub>INSUBIDIR</sub>	3.22		3.33		3.51		ns
t <sub>INHBIDIR</sub>	0.00		0.00		0.00		ns
toutcobidir	2.00	5.75	2.00	6.33	2.00	6.90	ns
t <sub>XZBIDIR</sub>		6.31		7.09		7.76	ns
tzxbidir		6.31		7.09		7.76	ns
t <sub>INSUBIDIRPL</sub> L	3.25		3.26				ns
t <sub>INHBIDIRPLL</sub>	0.00		0.00				ns
toutcobidirpll	0.50	2.25	0.50	2.99			ns
txzbidirpll		2.81		3.80			ns
t <sub>ZXBIDIRPLL</sub>		2.81		3.80			ns

Tables 103 through 108 describe  $f_{MAX}$  LE Timing Microparameters,  $f_{MAX}$  ESB Timing Microparameters,  $f_{MAX}$  Routing Delays, Minimum Pulse Width Timing Parameters, External Timing Parameters, and External Bidirectional Timing Parameters for EP20K1500E APEX 20KE devices.

Table 103. EP	20K1500E f <sub>MA</sub>	<sub>IX</sub> LE Timing N	<i>Microparamet</i>	ers			
Symbol	-1 Spee	d Grade	-2 Speed Grade -3 Speed Gra		d Grade	Unit	
	Min	Max	Min	Max	Min	Max	
t <sub>SU</sub>	0.25		0.25		0.25		ns
t <sub>H</sub>	0.25		0.25		0.25		ns
t <sub>CO</sub>		0.28		0.32		0.33	ns
t <sub>LUT</sub>		0.80		0.95		1.13	ns