E·XFL

Intel - EP20K160EFI484-2X Datasheet



Welcome to <u>E-XFL.COM</u>

Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

Product Status	Obsolete
Number of LABs/CLBs	640
Number of Logic Elements/Cells	6400
Total RAM Bits	81920
Number of I/O	316
Number of Gates	404000
Voltage - Supply	1.71V ~ 1.89V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 100°C (TJ)
Package / Case	484-BBGA
Supplier Device Package	484-FBGA (23x23)
Purchase URL	https://www.e-xfl.com/product-detail/intel/ep20k160efi484-2x

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

- Flexible clock management circuitry with up to four phase-locked loops (PLLs)
 - Built-in low-skew clock tree
 - Up to eight global clock signals
 - ClockLock[®] feature reducing clock delay and skew
 - ClockBoost[®] feature providing clock multiplication and division
 - ClockShiftTM programmable clock phase and delay shifting
- Powerful I/O features
 - Compliant with peripheral component interconnect Special Interest Group (PCI SIG) PCI Local Bus Specification, Revision 2.2 for 3.3-V operation at 33 or 66 MHz and 32 or 64 bits
 - Support for high-speed external memories, including DDR SDRAM and ZBT SRAM (ZBT is a trademark of Integrated Device Technology, Inc.)
 - Bidirectional I/O performance $(t_{CO} + t_{SU})$ up to 250 MHz
 - LVDS performance up to 840 Mbits per channel
 - Direct connection from I/O pins to local interconnect providing fast t_{CO} and t_{SU} times for complex logic
 - MultiVolt I/O interface support to interface with 1.8-V, 2.5-V, 3.3-V, and 5.0-V devices (see Table 3)
 - Programmable clamp to V_{CCIO}
 - Individual tri-state output enable control for each pin
 - Programmable output slew-rate control to reduce switching noise
 - Support for advanced I/O standards, including low-voltage differential signaling (LVDS), LVPECL, PCI-X, AGP, CTT, stubseries terminated logic (SSTL-3 and SSTL-2), Gunning transceiver logic plus (GTL+), and high-speed terminated logic (HSTL Class I)
 - Pull-up on I/O pins before and during configuration
- Advanced interconnect structure
 - Four-level hierarchical FastTrack[®] Interconnect structure providing fast, predictable interconnect delays
 - Dedicated carry chain that implements arithmetic functions such as fast adders, counters, and comparators (automatically used by software tools and megafunctions)
 - Dedicated cascade chain that implements high-speed, high-fan-in logic functions (automatically used by software tools and megafunctions)
 - Interleaved local interconnect allows one LE to drive 29 other LEs through the fast local interconnect
- Advanced packaging options
 - Available in a variety of packages with 144 to 1,020 pins (see Tables 4 through 7)
 - FineLine BGA[®] packages maximize board space efficiency
- Advanced software support
 - Software design support and automatic place-and-route provided by the Altera[®] Quartus[®] II development system for

Feature	APEX 20K Devices	APFX 20KF Devices
32/64-Bit, 33-MHz PCI	grades	Full compliance in -1, -2 speed grades
32/64-Bit, 66-MHz PCI	-	Full compliance in -1 speed grade
MultiVolt I/O	2.5-V or 3.3-V V _{CCIO}	1.8-V, 2.5-V, or 3.3-V V _{CCIO}
	V _{CCIO} selected for device	V _{CCIO} selected block-by-block
	Certain devices are 5.0-V tolerant	5.0-V tolerant with use of external resistor
ClockLock support	Clock delay reduction	Clock delay reduction
	2× and 4× clock multiplication	$m/(n \times v)$ or $m/(n \times k)$ clock multiplication
		Drive ClockLock output off-chip
		External clock feedback
		ClockShift
		LVDS support
		Up to four PLLs
		ClockShift, clock phase adjustment
Dedicated clock and input pins	Six	Eight
I/O standard support	2.5-V, 3.3-V, 5.0-V I/O	1.8-V, 2.5-V, 3.3-V, 5.0-V I/O
	3.3-V PCI	2.5-V I/O
	Low-voltage complementary	3.3-V PCI and PCI-X
	metal-oxide semiconductor	3.3-V Advanced Graphics Port (AGP)
	(LVCMOS)	Center tap terminated (CTT)
	Low-voltage transistor-to-transistor	GTL+
	logic (LVTTL)	LVCMOS
		True-LVDS and LVPECL data pins
		(In EP20K300E and larger devices)
		LVDS and LVPECL signaling (in all BGA
		and FineLine BGA devices)
		LVDS and LVPECL data pins up to
		156 Mbps (III - I speed grade devices)
		SSTL-3 Class Land II
Memory support	Dual-port BAM	CAM
	FIFO	Dual-port BAM
	BAM	FIFO
	BOM	BAM
		ROM

Logic Element

The LE, the smallest unit of logic in the APEX 20K architecture, is compact and provides efficient logic usage. Each LE contains a four-input LUT, which is a function generator that can quickly implement any function of four variables. In addition, each LE contains a programmable register and carry and cascade chains. Each LE drives the local interconnect, MegaLAB interconnect, and FastTrack Interconnect routing structures. See Figure 5.



Each LE's programmable register can be configured for D, T, JK, or SR operation. The register's clock and clear control signals can be driven by global signals, general-purpose I/O pins, or any internal logic. For combinatorial functions, the register is bypassed and the output of the LUT drives the outputs of the LE.

Cascade Chain

With the cascade chain, the APEX 20K architecture can implement functions with a very wide fan-in. Adjacent LUTs can compute portions of a function in parallel; the cascade chain serially connects the intermediate values. The cascade chain can use a logical AND or logical OR (via De Morgan's inversion) to connect the outputs of adjacent LEs. Each additional LE provides four more inputs to the effective width of a function, with a short cascade delay. Cascade chain logic can be created automatically by the Quartus II software Compiler during design processing, or manually by the designer during design entry.

Cascade chains longer than ten LEs are implemented automatically by linking LABs together. For enhanced fitting, a long cascade chain skips alternate LABs in a MegaLAB structure. A cascade chain longer than one LAB skips either from an even-numbered LAB to the next even-numbered LAB, or from an odd-numbered LAB to the next odd-numbered LAB. For example, the last LE of the first LAB in the upper-left MegaLAB structure carries to the first LE of the third LAB in the MegaLAB structure. Figure 7 shows how the cascade function can connect adjacent LEs to form functions with a wide fan-in.



Figure 7. APEX 20K Cascade Chain

The counter mode uses two three-input LUTs: one generates the counter data, and the other generates the fast carry bit. A 2-to-1 multiplexer provides synchronous loading, and another AND gate provides synchronous clearing. If the cascade function is used by an LE in counter mode, the synchronous clear or load overrides any signal carried on the cascade chain. The synchronous clear overrides the synchronous load. LEs in arithmetic mode can drive out registered and unregistered versions of the LUT output.

Clear & Preset Logic Control

Logic for the register's clear and preset signals is controlled by LAB-wide signals. The LE directly supports an asynchronous clear function. The Quartus II software Compiler can use a NOT-gate push-back technique to emulate an asynchronous preset. Moreover, the Quartus II software Compiler can use a programmable NOT-gate push-back technique to emulate simultaneous preset and clear or asynchronous load. However, this technique uses three additional LEs per register. All emulation is performed automatically when the design is compiled. Registers that emulate simultaneous preset and load will enter an unknown state upon power-up or when the chip-wide reset is asserted.

In addition to the two clear and preset modes, APEX 20K devices provide a chip-wide reset pin (DEV_CLRn) that resets all registers in the device. Use of this pin is controlled through an option in the Quartus II software that is set before compilation. The chip-wide reset overrides all other control signals. Registers using an asynchronous preset are preset when the chip-wide reset is asserted; this effect results from the inversion technique used to implement the asynchronous preset.

FastTrack Interconnect

In the APEX 20K architecture, connections between LEs, ESBs, and I/O pins are provided by the FastTrack Interconnect. The FastTrack Interconnect is a series of continuous horizontal and vertical routing channels that traverse the device. This global routing structure provides predictable performance, even in complex designs. In contrast, the segmented routing in FPGAs requires switch matrices to connect a variable number of routing paths, increasing the delays between logic resources and reducing performance.

The FastTrack Interconnect consists of row and column interconnect channels that span the entire device. The row interconnect routes signals throughout a row of MegaLAB structures; the column interconnect routes signals throughout a column of MegaLAB structures. When using the row and column interconnect, an LE, IOE, or ESB can drive any other LE, IOE, or ESB in a device. See Figure 9.

Figure 11 shows the intersection of a row and column interconnect, and how these forms of interconnects and LEs drive each other.



Figure 11. Driving the FastTrack Interconnect

APEX 20KE devices include an enhanced interconnect structure for faster routing of input signals with high fan-out. Column I/O pins can drive the FastRow[™] interconnect, which routes signals directly into the local interconnect without having to drive through the MegaLAB interconnect. FastRow lines traverse two MegaLAB structures. Also, these pins can drive the local interconnect directly for fast setup times. On EP20K300E and larger devices, the FastRow interconnect drives the two MegaLABs in the top left corner, the two MegaLABs in the top right corner, the two MegaLABS in the bottom left corner, and the two MegaLABs in the bottom right corner. On EP20K200E and smaller devices, FastRow interconnect drives the two MegaLABs on the top and the two MegaLABs on the bottom of the device. On all devices, the FastRow interconnect drives all local interconnect in the appropriate MegaLABs except the local interconnect on the side of the MegaLAB opposite the ESB. Pins using the FastRow interconnect achieve a faster set-up time, as the signal does not need to use a MegaLAB interconnect line to reach the destination LE. Figure 12 shows the FastRow interconnect.

ESBs can implement synchronous RAM, which is easier to use than asynchronous RAM. A circuit using asynchronous RAM must generate the RAM write enable (WE) signal, while ensuring that its data and address signals meet setup and hold time specifications relative to the WE signal. In contrast, the ESB's synchronous RAM generates its own WE signal and is self-timed with respect to the global clock. Circuits using the ESB's selftimed RAM must only meet the setup and hold time specifications of the global clock.

ESB inputs are driven by the adjacent local interconnect, which in turn can be driven by the MegaLAB or FastTrack Interconnect. Because the ESB can be driven by the local interconnect, an adjacent LE can drive it directly for fast memory access. ESB outputs drive the MegaLAB and FastTrack Interconnect. In addition, ten ESB outputs, nine of which are unique output lines, drive the local interconnect for fast connection to adjacent LEs or for fast feedback product-term logic.

When implementing memory, each ESB can be configured in any of the following sizes: 128×16 , 256×8 , 512×4 , $1,024 \times 2$, or $2,048 \times 1$. By combining multiple ESBs, the Quartus II software implements larger memory blocks automatically. For example, two 128×16 RAM blocks can be combined to form a 128×32 RAM block, and two 512×4 RAM blocks can be combined to form a 512×8 RAM block. Memory performance does not degrade for memory blocks up to 2,048 words deep. Each ESB can implement a 2,048-word-deep memory; the ESBs are used in parallel, eliminating the need for any external control logic and its associated delays.

To create a high-speed memory block that is more than 2,048 words deep, ESBs drive tri-state lines. Each tri-state line connects all ESBs in a column of MegaLAB structures, and drives the MegaLAB interconnect and row and column FastTrack Interconnect throughout the column. Each ESB incorporates a programmable decoder to activate the tri-state driver appropriately. For instance, to implement 8,192-word-deep memory, four ESBs are used. Eleven address lines drive the ESB memory, and two more drive the tri-state decoder. Depending on which 2,048-word memory page is selected, the appropriate ESB driver is turned on, driving the output to the tri-state line. The Quartus II software automatically combines ESBs with tri-state lines to form deeper memory blocks. The internal tri-state control logic is designed to avoid internal contention and floating lines. See Figure 18.

Input/Output Clock Mode

The input/output clock mode contains two clocks. One clock controls all registers for inputs into the ESB: data input, WE, RE, read address, and write address. The other clock controls the ESB data output registers. The ESB also supports clock enable and asynchronous clear signals; these signals also control the reading and writing of registers independently. Input/output clock mode is commonly used for applications where the reads and writes occur at the same system frequency, but require different clock enable signals for the input and output registers. Figure 21 shows the ESB in input/output clock mode.



Figure 21. ESB in Input/Output Clock Mode

Notes to Figure 21:

All registers can be cleared asynchronously by ESB local interconnect signals, global signals, or the chip-wide reset. (1)APEX 20KE devices have four dedicated clocks. (2)

Single-Port Mode

The APEX 20K ESB also supports a single-port mode, which is used when simultaneous reads and writes are not required. See Figure 22.

Altera Corporation

Figure 28 shows how a column IOE connects to the interconnect.

Figure 28. Column IOE Connection to the Interconnect



Dedicated Fast I/O Pins

APEX 20KE devices incorporate an enhancement to support bidirectional pins with high internal fanout such as PCI control signals. These pins are called Dedicated Fast I/O pins (FAST1, FAST2, FAST3, and FAST4) and replace dedicated inputs. These pins can be used for fast clock, clear, or high fanout logic signal distribution. They also can drive out. The Dedicated Fast I/O pin data output and tri-state control are driven by local interconnect from the adjacent MegaLAB for high speed.

Notes to Table 16:

- (1) To implement the ClockLock and ClockBoost circuitry with the Quartus II software, designers must specify the input frequency. The Quartus II software tunes the PLL in the ClockLock and ClockBoost circuitry to this frequency. The *f_{CLKDEV}* parameter specifies how much the incoming clock can differ from the specified frequency during device operation. Simulation does not reflect this parameter.
- (2) Twenty-five thousand parts per million (PPM) equates to 2.5% of input clock period.
- (3) During device configuration, the ClockLock and ClockBoost circuitry is configured before the rest of the device. If the incoming clock is supplied during configuration, the ClockLock and ClockBoost circuitry locks during configuration because the t_{LOCK} value is less than the time required for configuration.
- (4) The t_{IITTER} specification is measured under long-term observation.

Tables 17 and 18 summarize the ClockLock and ClockBoost parameters for APEX 20KE devices.

Table 17. APEX 20KE ClockLock & ClockBoost Parameters Note (1)										
Symbol	Parameter	Conditions	Min	Тур	Max	Unit				
t _R	Input rise time				5	ns				
t _F	Input fall time				5	ns				
t _{INDUTY}	Input duty cycle		40		60	%				
t _{INJITTER}	Input jitter peak-to-peak				2% of input period	peak-to- peak				
	Jitter on ClockLock or ClockBoost- generated clock				0.35% of output period	RMS				
t _{outduty}	Duty cycle for ClockLock or ClockBoost-generated clock		45		55	%				
t _{LOCK} <i>(2)_, (3)</i>	Time required for ClockLock or ClockBoost to acquire lock				40	μs				



Figure 35 shows the output drive characteristics of APEX 20KE devices.

Note to Figure 35:(1) These are transient (AC) currents.

Timing Model

The high-performance FastTrack and MegaLAB interconnect routing resources ensure predictable performance, accurate simulation, and accurate timing analysis. This predictable performance contrasts with that of FPGAs, which use a segmented connection scheme and therefore have unpredictable performance.

Figures 38 and 39 show the asynchronous and synchronous timing waveforms, respectively, for the ESB macroparameters in Table 31.



Figure 38. ESB Asynchronous Timing Waveforms

Figure 39. ESB Synchronous Timing Waveforms



ESB Synchronous Write (ESB Output Registers Used)



Figure 40 shows the timing model for bidirectional I/O pin timing.

Table 46. EP20k	Table 46. EP20K200 External Bidirectional Timing Parameters										
Symbol	-1 Spee	d Grade	-2 Spe	ed Grade	-3 Spe	-3 Speed Grade					
	Min	Max	Min	Max	Min	Max					
t _{INSUBIDIR} (1)	1.9		2.3		2.6		ns				
t _{INHBIDIR} (1)	0.0		0.0		0.0		ns				
t _{OUTCOBIDIR} (1)	2.0	4.6	2.0	5.6	2.0	6.8	ns				
t _{XZBIDIR} (1)		5.0		5.9		6.9	ns				
t _{ZXBIDIR} (1)		5.0		5.9		6.9	ns				
t _{INSUBIDIR} (2)	1.1		1.2		-		ns				
t _{INHBIDIR} (2)	0.0		0.0		-		ns				
t _{OUTCOBIDIR} (2)	0.5	2.7	0.5	3.1	-	-	ns				
t _{XZBIDIR} (2)		4.3		5.0		-	ns				
t _{ZXBIDIR} (2)		4.3		5.0		-	ns				

Table 47. EP20K400 External Timing Parameters

Symbol	-1 Speed Grade		-2 Spee	-2 Speed Grade		-3 Speed Grade		
	Min	Max	Min	Max	Min	Max		
t _{INSU} (1)	1.4		1.8		2.0		ns	
t _{INH} (1)	0.0		0.0		0.0		ns	
t _{OUTCO} (1)	2.0	4.9	2.0	6.1	2.0	7.0	ns	
t _{INSU} (2)	0.4		1.0		-		ns	
t _{INH} (2)	0.0		0.0		-		ns	
t _{OUTCO} (2)	0.5	3.1	0.5	4.1	-	-	ns	

Table 48. EP20K400 External Bidirectional Timing Parameters

Symbol	-1 Spee	-1 Speed Grade		-2 Speed Grade -3		-3 Speed Grade	
	Min	Max	Min	Max	Min	Max	
t _{INSUBIDIR} (1)	1.4		1.8		2.0		ns
t _{INHBIDIR} (1)	0.0		0.0		0.0		ns
t _{OUTCOBIDIR} (1)	2.0	4.9	2.0	6.1	2.0	7.0	ns
t _{XZBIDIR} (1)		7.3		8.9		10.3	ns
t _{ZXBIDIR} (1)		7.3		8.9		10.3	ns
t _{INSUBIDIR} (2)	0.5		1.0		-		ns
t _{INHBIDIR} (2)	0.0		0.0		-		ns
t _{OUTCOBIDIR} (2)	0.5	3.1	0.5	4.1	-	-	ns
t _{XZBIDIR} (2)		6.2		7.6		-	ns
t _{ZXBIDIR} (2)		6.2		7.6		_	ns

Altera Corporation

Table 50. EP20k	Table 50. EP20K30E f _{MAX} ESB Timing Microparameters											
Symbol		-1		-2		-3						
	Min	Max	Min	Max	Min	Max						
t _{ESBARC}		2.03		2.86		4.24	ns					
t _{ESBSRC}		2.58		3.49		5.02	ns					
t _{ESBAWC}		3.88		5.45		8.08	ns					
t _{ESBSWC}		4.08		5.35		7.48	ns					
t _{ESBWASU}	1.77		2.49		3.68		ns					
t _{ESBWAH}	0.00		0.00		0.00		ns					
t _{ESBWDSU}	1.95		2.74		4.05		ns					
t _{ESBWDH}	0.00		0.00		0.00		ns					
t _{ESBRASU}	1.96		2.75		4.07		ns					
t _{ESBRAH}	0.00		0.00		0.00		ns					
t _{ESBWESU}	1.80		2.73		4.28		ns					
t _{ESBWEH}	0.00		0.00		0.00		ns					
t _{ESBDATASU}	0.07		0.48		1.17		ns					
t _{ESBDATAH}	0.13		0.13		0.13		ns					
t _{ESBWADDRSU}	0.30		0.80		1.64		ns					
t _{ESBRADDRSU}	0.37		0.90		1.78		ns					
t _{ESBDATACO1}		1.11		1.32		1.67	ns					
t _{ESBDATACO2}		2.65		3.73		5.53	ns					
t _{ESBDD}		3.88		5.45		8.08	ns					
t _{PD}		1.91		2.69		3.98	ns					
t _{PTERMSU}	1.04		1.71		2.82		ns					
t _{PTERMCO}		1.13		1.34		1.69	ns					

Table 51. EP20K30E f_{MAX} Routing Delays

Symbol	-1		-2		-3		Unit
	Min	Max	Min	Max	Min	Max	
t _{F1-4}		0.24		0.27		0.31	ns
t _{F5-20}		1.03		1.14		1.30	ns
t _{F20+}		1.42		1.54		1.77	ns

Table 64. EP20K100E Minimum Pulse Width Timing Parameters										
Symbol	-	1	-	2	-:	-3				
	Min	Max	Min	Max	Min	Max				
t _{CH}	2.00		2.00		2.00		ns			
t _{CL}	2.00		2.00		2.00		ns			
t _{CLRP}	0.20		0.20		0.20		ns			
t _{PREP}	0.20		0.20		0.20		ns			
t _{ESBCH}	2.00		2.00		2.00		ns			
t _{ESBCL}	2.00		2.00		2.00		ns			
t _{ESBWP}	1.29		1.53		1.66		ns			
t _{ESBRP}	1.11		1.29		1.41		ns			

Table 65. EP20K100E External Timing Parameters											
Symbol	-1			-2	-3	-3					
	Min	Max	Min	Max	Min	Max					
t _{INSU}	2.23		2.32		2.43		ns				
t _{INH}	0.00		0.00		0.00		ns				
t _{outco}	2.00	4.86	2.00	5.35	2.00	5.84	ns				
t _{INSUPLL}	1.58		1.66		-		ns				
t _{INHPLL}	0.00		0.00		-		ns				
t _{outcopll}	0.50	2.96	0.50	3.29	-	-	ns				

Table 66. EP20K100E External Bidirectional Timing Parameters									
Symbol	-	1	-	2	-	-3	Unit		
	Min	Max	Min	Max	Min	Max			
t _{insubidir}	2.74		2.96		3.19		ns		
t _{inhbidir}	0.00		0.00		0.00		ns		
t _{outcobidir}	2.00	4.86	2.00	5.35	2.00	5.84	ns		
t _{XZBIDIR}		5.00		5.48		5.89	ns		
t _{ZXBIDIR}		5.00		5.48		5.89	ns		
t _{insubidirpll}	4.64		5.03		-		ns		
t _{inhbidirpll}	0.00		0.00		-		ns		
t _{outcobidirpll}	0.50	2.96	0.50	3.29	-	-	ns		
t _{xzbidirpll}		3.10		3.42		-	ns		
t _{ZXBIDIRPLL}		3.10		3.42		-	ns		

Table 72. EP20K16	Table 72. EP20K160E External Bidirectional Timing Parameters										
Symbol	-	·1	-:	2	-	Unit					
	Min	Max	Min	Max	Min	Max					
t _{insubidir}	2.86		3.24		3.54		ns				
t _{inhbidir}	0.00		0.00		0.00		ns				
t _{outcobidir}	2.00	5.07	2.00	5.59	2.00	6.13	ns				
t _{XZBIDIR}		7.43		8.23		8.58	ns				
t _{ZXBIDIR}		7.43		8.23		8.58	ns				
t _{insubidirpll}	4.93		5.48		-		ns				
t _{inhbidirpll}	0.00		0.00		-		ns				
toutcobidirpll	0.50	3.00	0.50	3.35	-	-	ns				
t _{XZBIDIRPLL}		5.36		5.99		-	ns				
t _{ZXBIDIRPLL}		5.36		5.99		-	ns				

Tables 73 through 78 describe f_{MAX} LE Timing Microparameters, f_{MAX} ESB Timing Microparameters, f_{MAX} Routing Delays, Minimum Pulse Width Timing Parameters, External Timing Parameters, and External Bidirectional Timing Parameters for EP20K200E APEX 20KE devices.

Table 73. EP20K200E f _{MAX} LE Timing Microparameters										
Symbol	ol -1			-2		3	Unit			
	Min	Max	Min	Max	Min	Max				
t _{SU}	0.23		0.24		0.26		ns			
t _H	0.23		0.24		0.26		ns			
t _{CO}		0.26		0.31		0.36	ns			
t _{LUT}		0.70		0.90		1.14	ns			

Altera Corporation

APEX 20K Programmable Logic Device Family Data Sheet

Table 87. EP20K400E f _{MAX} Routing Delays										
Symbol	Symbol -1 Speed Grade		-2 Spe	-2 Speed Grade		-3 Speed Grade				
	Min	Max	Min	Max	Min	Max				
t _{F1-4}		0.25		0.25		0.26	ns			
t _{F5-20}		1.01		1.12		1.25	ns			
t _{F20+}		3.71		3.92		4.17	ns			

Symbol	-1 Speed Grade		-2 Speed Grade		-3 Speed	Unit	
	Min	Max	Min	Max	Min	Max	
t _{CH}	1.36		2.22		2.35		ns
t _{CL}	1.36		2.26		2.35		ns
t _{CLRP}	0.18		0.18		0.19		ns
t _{PREP}	0.18		0.18		0.19		ns
t _{ESBCH}	1.36		2.26		2.35		ns
t _{ESBCL}	1.36		2.26		2.35		ns
t _{ESBWP}	1.17		1.38		1.56		ns
t _{ESBRP}	0.94		1.09		1.25		ns

Table 89. EP20K400E External Timing Parameters											
Symbol	-1 Speed Grade		-2 Speed Grade		-3 Speed Grade		Unit				
	Min	Max	Min	Max	Min	Max					
t _{INSU}	2.51		2.64		2.77		ns				
t _{INH}	0.00		0.00		0.00		ns				
t _{outco}	2.00	5.25	2.00	5.79	2.00	6.32	ns				
t _{insupll}	3.221		3.38		-		ns				
t _{INHPLL}	0.00		0.00		-		ns				
t _{outcopll}	0.50	2.25	0.50	2.45	-	-	ns				

Г

Table 102. EP20K1000E External Bidirectional Timing Parameters										
Symbol	-1 Spee	ed Grade	-2 Spee	d Grade	-3 Spec	Unit				
	Min	Max	Min	Max	Min	Max				
t _{insubidir}	3.22		3.33		3.51		ns			
t _{inhbidir}	0.00		0.00		0.00		ns			
toutcobidir	2.00	5.75	2.00	6.33	2.00	6.90	ns			
t _{XZBIDIR}		6.31		7.09		7.76	ns			
t _{ZXBIDIR}		6.31		7.09		7.76	ns			
t _{INSUBIDIRPL} L	3.25		3.26				ns			
t _{inhbidirpll}	0.00		0.00				ns			
t _{outcobidirpll}	0.50	2.25	0.50	2.99			ns			
t _{XZBIDIRPLL}		2.81		3.80			ns			
t _{ZXBIDIRPLL}		2.81		3.80			ns			

Tables 103 through 108 describe f_{MAX} LE Timing Microparameters, f_{MAX} ESB Timing Microparameters, f_{MAX} Routing Delays, Minimum Pulse Width Timing Parameters, External Timing Parameters, and External Bidirectional Timing Parameters for EP20K1500E APEX 20KE devices.

Table 103. EP20K1500E f _{MAX} LE Timing Microparameters									
Symbol	-1 Speed Grade		-2 Speed Grade		-3 Speed Grade		Unit		
	Min	Max	Min	Max	Min	Max			
t _{SU}	0.25		0.25		0.25		ns		
t _H	0.25		0.25		0.25		ns		
t _{CO}		0.28		0.32		0.33	ns		
t _{LUT}		0.80		0.95		1.13	ns		

Т

Table 104. EP20K1500E f _{MAX} ESB Timing Microparameters										
Symbol	-1 Speed Grade		-2 Speed Grade		-3 Speed Grade		Unit			
	Min	Max	Min	Max	Min	Max				
t _{ESBARC}		1.78		2.02		1.95	ns			
t _{ESBSRC}		2.52		2.91		3.14	ns			
t _{ESBAWC}		3.52		4.11		4.40	ns			
t _{ESBSWC}		3.23		3.84		4.16	ns			
t _{ESBWASU}	0.62		0.67		0.61		ns			
t _{ESBWAH}	0.41		0.55		0.55		ns			
t _{ESBWDSU}	0.77		0.79		0.81		ns			
t _{ESBWDH}	0.41		0.55		0.55		ns			
t _{ESBRASU}	1.74		1.92		1.85		ns			
t _{ESBRAH}	0.00		0.01		0.23		ns			
t _{ESBWESU}	2.07		2.28		2.41		ns			
t _{ESBWEH}	0.00		0.00		0.00		ns			
t _{ESBDATASU}	0.25		0.27		0.29		ns			
t _{ESBDATAH}	0.13		0.13		0.13		ns			
t _{ESBWADDRSU}	0.11		0.04		0.11		ns			
t _{ESBRADDRSU}	0.14		0.11		0.16		ns			
t _{ESBDATACO1}		1.29		1.50		1.63	ns			
t _{ESBDATACO2}		2.55		2.99		3.22	ns			
t _{ESBDD}		3.12		3.57		3.85	ns			
t _{PD}		1.84		2.13		2.32	ns			
t _{PTERMSU}	1.08		1.19		1.32		ns			
t _{PTERMCO}		1.31		1.53		1.66	ns			

Table 105. EP20K1500E f _{MAX} Routing Delays										
Symbol	-1 Spe	-1 Speed Grade		-2 Speed Grade		-3 Speed Grade				
	Min	Max	Min	Max	Min	Max				
t _{F1-4}		0.28		0.28		0.28	ns			
t _{F5-20}		1.36		1.50		1.62	ns			
t _{F20+}		4.43		4.48		5.07	ns			