



Welcome to [E·XFL.COM](https://www.e-xfl.com)

### Understanding [Embedded - FPGAs \(Field Programmable Gate Array\)](#)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

|                                |                                                                                                                                       |
|--------------------------------|---------------------------------------------------------------------------------------------------------------------------------------|
| Product Status                 | Obsolete                                                                                                                              |
| Number of LABs/CLBs            | 640                                                                                                                                   |
| Number of Logic Elements/Cells | 6400                                                                                                                                  |
| Total RAM Bits                 | 81920                                                                                                                                 |
| Number of I/O                  | 143                                                                                                                                   |
| Number of Gates                | 404000                                                                                                                                |
| Voltage - Supply               | 1.71V ~ 1.89V                                                                                                                         |
| Mounting Type                  | Surface Mount                                                                                                                         |
| Operating Temperature          | 0°C ~ 85°C (TJ)                                                                                                                       |
| Package / Case                 | 208-BFQFP                                                                                                                             |
| Supplier Device Package        | 208-PQFP (28x28)                                                                                                                      |
| Purchase URL                   | <a href="https://www.e-xfl.com/product-detail/intel/ep20k160eqc208-2">https://www.e-xfl.com/product-detail/intel/ep20k160eqc208-2</a> |

**Table 2. Additional APEX 20K Device Features** *Note (1)*

| Feature               | EP20K300E | EP20K400  | EP20K400E | EP20K600E | EP20K1000E | EP20K1500E |
|-----------------------|-----------|-----------|-----------|-----------|------------|------------|
| Maximum system gates  | 728,000   | 1,052,000 | 1,052,000 | 1,537,000 | 1,772,000  | 2,392,000  |
| Typical gates         | 300,000   | 400,000   | 400,000   | 600,000   | 1,000,000  | 1,500,000  |
| LEs                   | 11,520    | 16,640    | 16,640    | 24,320    | 38,400     | 51,840     |
| ESBs                  | 72        | 104       | 104       | 152       | 160        | 216        |
| Maximum RAM bits      | 147,456   | 212,992   | 212,992   | 311,296   | 327,680    | 442,368    |
| Maximum macrocells    | 1,152     | 1,664     | 1,664     | 2,432     | 2,560      | 3,456      |
| Maximum user I/O pins | 408       | 502       | 488       | 588       | 708        | 808        |

*Note to Tables 1 and 2:*

- (1) The embedded IEEE Std. 1149.1 Joint Test Action Group (JTAG) boundary-scan circuitry contributes up to 57,000 additional gates.

## Additional Features

- Designed for low-power operation
  - 1.8-V and 2.5-V supply voltage (see Table 3)
  - MultiVolt™ I/O interface support to interface with 1.8-V, 2.5-V, 3.3-V, and 5.0-V devices (see Table 3)
  - ESB offering programmable power-saving mode

**Table 3. APEX 20K Supply Voltages**

| Feature                                               | Device                           |                                                                                                                                |
|-------------------------------------------------------|----------------------------------|--------------------------------------------------------------------------------------------------------------------------------|
|                                                       | EP20K100<br>EP20K200<br>EP20K400 | EP20K30E<br>EP20K60E<br>EP20K100E<br>EP20K160E<br>EP20K200E<br>EP20K300E<br>EP20K400E<br>EP20K600E<br>EP20K1000E<br>EP20K1500E |
| Internal supply voltage ( $V_{CCINT}$ )               | 2.5 V                            | 1.8 V                                                                                                                          |
| MultiVolt I/O interface voltage levels ( $V_{CCIO}$ ) | 2.5 V, 3.3 V, 5.0 V              | 1.8 V, 2.5 V, 3.3 V, 5.0 V (1)                                                                                                 |

*Note to Table 3:*


- (1) APEX 20KE devices can be 5.0-V tolerant by using an external resistor.

## Logic Array Block

Each LAB consists of 10 LEs, the LEs' associated carry and cascade chains, LAB control signals, and the local interconnect. The local interconnect transfers signals between LEs in the same or adjacent LABs, IOEs, or ESBs. The Quartus II Compiler places associated logic within an LAB or adjacent LABs, allowing the use of a fast local interconnect for high performance. Figure 3 shows the APEX 20K LAB.

APEX 20K devices use an interleaved LAB structure. This structure allows each LE to drive two local interconnect areas. This feature minimizes use of the MegaLAB and FastTrack interconnect, providing higher performance and flexibility. Each LE can drive 29 other LEs through the fast local interconnect.

**Figure 3. LAB Structure**



### Normal Mode

The normal mode is suitable for general logic applications, combinatorial functions, or wide decoding functions that can take advantage of a cascade chain. In normal mode, four data inputs from the LAB local interconnect and the carry-in are inputs to a four-input LUT. The Quartus II software Compiler automatically selects the carry-in or the DATA3 signal as one of the inputs to the LUT. The LUT output can be combined with the cascade-in signal to form a cascade chain through the cascade-out signal. LEs in normal mode support packed registers.


### Arithmetic Mode

The arithmetic mode is ideal for implementing adders, accumulators, and comparators. An LE in arithmetic mode uses two 3-input LUTs. One LUT computes a three-input function; the other generates a carry output. As shown in [Figure 8](#), the first LUT uses the carry-in signal and two data inputs from the LAB local interconnect to generate a combinatorial or registered output. For example, when implementing an adder, this output is the sum of three signals: DATA1, DATA2, and carry-in. The second LUT uses the same three signals to generate a carry-out signal, thereby creating a carry chain. The arithmetic mode also supports simultaneous use of the cascade chain. LEs in arithmetic mode can drive out registered and unregistered versions of the LUT output.

The Quartus II software implements parameterized functions that use the arithmetic mode automatically where appropriate; the designer does not need to specify how the carry chain will be used.

### Counter Mode

The counter mode offers clock enable, counter enable, synchronous up/down control, synchronous clear, and synchronous load options. The counter enable and synchronous up/down control signals are generated from the data inputs of the LAB local interconnect. The synchronous clear and synchronous load options are LAB-wide signals that affect all registers in the LAB. Consequently, if any of the LEs in an LAB use the counter mode, other LEs in that LAB must be used as part of the same counter or be used for a combinatorial function. The Quartus II software automatically places any registers that are not used by the counter into other LABs.

**Figure 13. Product-Term Logic in ESB**

**Note to Figure 13:**

(1) APEX 20KE devices have four dedicated clocks.

### Macrocells

APEX 20K macrocells can be configured individually for either sequential or combinatorial logic operation. The macrocell consists of three functional blocks: the logic array, the product-term select matrix, and the programmable register.

Combinatorial logic is implemented in the product terms. The product-term select matrix allocates these product terms for use as either primary logic inputs (to the OR and XOR gates) to implement combinatorial functions, or as parallel expanders to be used to increase the logic available to another macrocell. One product term can be inverted; the Quartus II software uses this feature to perform DeMorgan's inversion for more efficient implementation of wide OR functions. The Quartus II software Compiler can use a NOT-gate push-back technique to emulate an asynchronous preset. Figure 14 shows the APEX 20K macrocell.

## Implementing Logic in ROM

In addition to implementing logic with product terms, the ESB can implement logic functions when it is programmed with a read-only pattern during configuration, creating a large LUT. With LUTs, combinatorial functions are implemented by looking up the results, rather than by computing them. This implementation of combinatorial functions can be faster than using algorithms implemented in general logic, a performance advantage that is further enhanced by the fast access times of ESBs. The large capacity of ESBs enables designers to implement complex functions in one logic level without the routing delays associated with linked LEs or distributed RAM blocks. Parameterized functions such as LPM functions can take advantage of the ESB automatically. Further, the Quartus II software can implement portions of a design with ESBs where appropriate.

## Programmable Speed/Power Control

APEX 20K ESBs offer a high-speed mode that supports very fast operation on an ESB-by-ESB basis. When high speed is not required, this feature can be turned off to reduce the ESB's power dissipation by up to 50%. ESBs that run at low power incur a nominal timing delay adder. This Turbo Bit™ option is available for ESBs that implement product-term logic or memory functions. An ESB that is not used will be powered down so that it does not consume DC current.

Designers can program each ESB in the APEX 20K device for either high-speed or low-power operation. As a result, speed-critical paths in the design can run at high speed, while the remaining paths operate at reduced power.


## I/O Structure

The APEX 20K IOE contains a bidirectional I/O buffer and a register that can be used either as an input register for external data requiring fast setup times, or as an output register for data requiring fast clock-to-output performance. IOEs can be used as input, output, or bidirectional pins. For fast bidirectional I/O timing, LE registers using local routing can improve setup times and OE timing. The Quartus II software Compiler uses the programmable inversion option to invert signals from the row and column interconnect automatically where appropriate. Because the APEX 20K IOE offers one output enable per pin, the Quartus II software Compiler can emulate open-drain operation efficiently.

The APEX 20K IOE includes programmable delays that can be activated to ensure zero hold times, minimum clock-to-output times, input IOE register-to-core register transfers, or core-to-output IOE register transfers. A path in which a pin directly drives a register may require the delay to ensure zero hold time, whereas a path in which a pin drives a register through combinatorial logic may not require the delay.

Each IOE drives a row, column, MegaLAB, or local interconnect when used as an input or bidirectional pin. A row IOE can drive a local, MegaLAB, row, and column interconnect; a column IOE can drive the column interconnect. **Figure 27** shows how a row IOE connects to the interconnect.

**Figure 27. Row IOE Connection to the Interconnect**



APEX 20KE devices also support the MultiVolt I/O interface feature. The APEX 20KE VCCINT pins must always be connected to a 1.8-V power supply. With a 1.8-V VCCINT level, input pins are 1.8-V, 2.5-V, and 3.3-V tolerant. The VCCIO pins can be connected to either a 1.8-V, 2.5-V, or 3.3-V power supply, depending on the I/O standard requirements. When the VCCIO pins are connected to a 1.8-V power supply, the output levels are compatible with 1.8-V systems. When VCCIO pins are connected to a 2.5-V power supply, the output levels are compatible with 2.5-V systems. When VCCIO pins are connected to a 3.3-V power supply, the output high is 3.3 V and compatible with 3.3-V or 5.0-V systems. An APEX 20KE device is 5.0-V tolerant with the addition of a resistor.

Table 13 summarizes APEX 20KE MultiVolt I/O support.

| <b>Table 13. APEX 20KE MultiVolt I/O Support</b> <i>Note (1)</i> |                   |     |     |     |                    |     |      |     |
|------------------------------------------------------------------|-------------------|-----|-----|-----|--------------------|-----|------|-----|
| V <sub>CCIO</sub> (V)                                            | Input Signals (V) |     |     |     | Output Signals (V) |     |      |     |
|                                                                  | 1.8               | 2.5 | 3.3 | 5.0 | 1.8                | 2.5 | 3.3  | 5.0 |
| 1.8                                                              | ✓                 | ✓   | ✓   |     | ✓                  |     |      |     |
| 2.5                                                              | ✓                 | ✓   | ✓   |     |                    | ✓   |      |     |
| 3.3                                                              | ✓                 | ✓   | ✓   | (2) |                    |     | ✓(3) |     |

**Notes to Table 13:**

- (1) The PCI clamping diode must be disabled to drive an input with voltages higher than V<sub>CCIO</sub>, except for the 5.0-V input case.
- (2) An APEX 20KE device can be made 5.0-V tolerant with the addition of an external resistor. You also need a PCI clamp and series resistor.
- (3) When V<sub>CCIO</sub> = 3.3 V, an APEX 20KE device can drive a 2.5-V device with 3.3-V tolerant inputs.

## ClockLock & ClockBoost Features

APEX 20K devices support the ClockLock and ClockBoost clock management features, which are implemented with PLLs. The ClockLock circuitry uses a synchronizing PLL that reduces the clock delay and skew within a device. This reduction minimizes clock-to-output and setup times while maintaining zero hold times. The ClockBoost circuitry, which provides a clock multiplier, allows the designer to enhance device area efficiency by sharing resources within the device. The ClockBoost circuitry allows the designer to distribute a low-speed clock and multiply that clock on-device. APEX 20K devices include a high-speed clock tree; unlike ASICs, the user does not have to design and optimize the clock tree. The ClockLock and ClockBoost features work in conjunction with the APEX 20K device's high-speed clock to provide significant improvements in system performance and band-width. Devices with an X-suffix on the ordering code include the ClockLock circuit.

The ClockLock and ClockBoost features in APEX 20K devices are enabled through the Quartus II software. External devices are not required to use these features.



Table 22 shows the JTAG timing parameters and values for APEX 20K devices.

| <b>Table 22. APEX 20K JTAG Timing Parameters &amp; Values</b> |                                                |            |            |             |
|---------------------------------------------------------------|------------------------------------------------|------------|------------|-------------|
| <b>Symbol</b>                                                 | <b>Parameter</b>                               | <b>Min</b> | <b>Max</b> | <b>Unit</b> |
| $t_{JCP}$                                                     | TCK clock period                               | 100        |            | ns          |
| $t_{JCH}$                                                     | TCK clock high time                            | 50         |            | ns          |
| $t_{JCL}$                                                     | TCK clock low time                             | 50         |            | ns          |
| $t_{JPSU}$                                                    | JTAG port setup time                           | 20         |            | ns          |
| $t_{JPH}$                                                     | JTAG port hold time                            | 45         |            | ns          |
| $t_{JPCO}$                                                    | JTAG port clock to output                      |            | 25         | ns          |
| $t_{JPZX}$                                                    | JTAG port high impedance to valid output       |            | 25         | ns          |
| $t_{JPXZ}$                                                    | JTAG port valid output to high impedance       |            | 25         | ns          |
| $t_{JSSU}$                                                    | Capture register setup time                    | 20         |            | ns          |
| $t_{JSH}$                                                     | Capture register hold time                     | 45         |            | ns          |
| $t_{JSCO}$                                                    | Update register clock to output                |            | 35         | ns          |
| $t_{JSZX}$                                                    | Update register high impedance to valid output |            | 35         | ns          |
| $t_{JSXZ}$                                                    | Update register valid output to high impedance |            | 35         | ns          |



For more information, see the following documents:

- *Application Note 39 (IEEE Std. 1149.1 (JTAG) Boundary-Scan Testing in Altera Devices)*
- *Jam Programming & Test Language Specification*

## Generic Testing

Each APEX 20K device is functionally tested. Complete testing of each configurable static random access memory (SRAM) bit and all logic functionality ensures 100% yield. AC test measurements for APEX 20K devices are made under conditions equivalent to those shown in Figure 32. Multiple test patterns can be used to configure devices during all stages of the production flow.

Figure 33. Relationship between  $V_{CCIO}$  &  $V_{CCINT}$  for 3.3-V PCI Compliance





Figure 34 shows the typical output drive characteristics of APEX 20K devices with 3.3-V and 2.5-V  $V_{CCIO}$ . The output driver is compatible with the 3.3-V *PCI Local Bus Specification, Revision 2.2* (when  $V_{CCIO}$  pins are connected to 3.3 V). 5-V tolerant APEX 20K devices in the -1 speed grade are 5-V PCI compliant over all operating conditions.

Figure 34. Output Drive Characteristics of APEX 20K Device *Note (1)*



*Note to Figure 34:*

(1) These are transient (AC) currents.

Tables 40 through 42 show the  $f_{\text{MAX}}$  timing parameters for EP20K100, EP20K200, and EP20K400 APEX 20K devices.

**Table 40. EP20K100  $f_{\text{MAX}}$  Timing Parameters**

| Symbol                  | -1 Speed Grade |     | -2 Speed Grade |     | -3 Speed Grade |     | Units |
|-------------------------|----------------|-----|----------------|-----|----------------|-----|-------|
|                         | Min            | Max | Min            | Max | Min            | Max |       |
| $t_{\text{SU}}$         | 0.5            |     | 0.6            |     | 0.8            |     | ns    |
| $t_{\text{H}}$          | 0.7            |     | 0.8            |     | 1.0            |     | ns    |
| $t_{\text{CO}}$         |                | 0.3 |                | 0.4 |                | 0.5 | ns    |
| $t_{\text{LUT}}$        |                | 0.8 |                | 1.0 |                | 1.3 | ns    |
| $t_{\text{ESBRC}}$      |                | 1.7 |                | 2.1 |                | 2.4 | ns    |
| $t_{\text{ESBWC}}$      |                | 5.7 |                | 6.9 |                | 8.1 | ns    |
| $t_{\text{ESBWESU}}$    | 3.3            |     | 3.9            |     | 4.6            |     | ns    |
| $t_{\text{ESBDATASU}}$  | 2.2            |     | 2.7            |     | 3.1            |     | ns    |
| $t_{\text{ESBDATAH}}$   | 0.6            |     | 0.8            |     | 0.9            |     | ns    |
| $t_{\text{ESBADDRSU}}$  | 2.4            |     | 2.9            |     | 3.3            |     | ns    |
| $t_{\text{ESBDATACO1}}$ |                | 1.3 |                | 1.6 |                | 1.8 | ns    |
| $t_{\text{ESBDATACO2}}$ |                | 2.6 |                | 3.1 |                | 3.6 | ns    |
| $t_{\text{ESBDD}}$      |                | 2.5 |                | 3.3 |                | 3.6 | ns    |
| $t_{\text{PD}}$         |                | 2.5 |                | 3.0 |                | 3.6 | ns    |
| $t_{\text{PTERMSU}}$    | 2.3            |     | 2.6            |     | 3.2            |     | ns    |
| $t_{\text{PTERMCO}}$    |                | 1.5 |                | 1.8 |                | 2.1 | ns    |
| $t_{\text{F1-4}}$       |                | 0.5 |                | 0.6 |                | 0.7 | ns    |
| $t_{\text{F5-20}}$      |                | 1.6 |                | 1.7 |                | 1.8 | ns    |
| $t_{\text{F20+}}$       |                | 2.2 |                | 2.2 |                | 2.3 | ns    |
| $t_{\text{CH}}$         | 2.0            |     | 2.5            |     | 3.0            |     | ns    |
| $t_{\text{CL}}$         | 2.0            |     | 2.5            |     | 3.0            |     | ns    |
| $t_{\text{CLRP}}$       | 0.3            |     | 0.4            |     | 0.4            |     | ns    |
| $t_{\text{PREP}}$       | 0.5            |     | 0.5            |     | 0.5            |     | ns    |
| $t_{\text{ESBCH}}$      | 2.0            |     | 2.5            |     | 3.0            |     | ns    |
| $t_{\text{ESBCL}}$      | 2.0            |     | 2.5            |     | 3.0            |     | ns    |
| $t_{\text{ESBWP}}$      | 1.6            |     | 1.9            |     | 2.2            |     | ns    |
| $t_{\text{ESBRP}}$      | 1.0            |     | 1.3            |     | 1.4            |     | ns    |

**Table 42. EP20K400  $f_{MAX}$  Timing Parameters**

| Symbol           | -1 Speed Grade |     | -2 Speed Grade |     | -3 Speed Grade |     | Units |
|------------------|----------------|-----|----------------|-----|----------------|-----|-------|
|                  | Min            | Max | Min            | Max | Min            | Max |       |
| $t_{SU}$         | 0.1            |     | 0.3            |     | 0.6            |     | ns    |
| $t_H$            | 0.5            |     | 0.8            |     | 0.9            |     | ns    |
| $t_{CO}$         |                | 0.1 |                | 0.4 |                | 0.6 | ns    |
| $t_{LUT}$        |                | 1.0 |                | 1.2 |                | 1.4 | ns    |
| $t_{ESBRC}$      |                | 1.7 |                | 2.1 |                | 2.4 | ns    |
| $t_{ESBWC}$      |                | 5.7 |                | 6.9 |                | 8.1 | ns    |
| $t_{ESBWESU}$    | 3.3            |     | 3.9            |     | 4.6            |     | ns    |
| $t_{ESBDATASU}$  | 2.2            |     | 2.7            |     | 3.1            |     | ns    |
| $t_{ESBDATAH}$   | 0.6            |     | 0.8            |     | 0.9            |     | ns    |
| $t_{ESBADDRSU}$  | 2.4            |     | 2.9            |     | 3.3            |     | ns    |
| $t_{ESBDATACO1}$ |                | 1.3 |                | 1.6 |                | 1.8 | ns    |
| $t_{ESBDATACO2}$ |                | 2.5 |                | 3.1 |                | 3.6 | ns    |
| $t_{ESBDD}$      |                | 2.5 |                | 3.3 |                | 3.6 | ns    |
| $t_{PD}$         |                | 2.5 |                | 3.1 |                | 3.6 | ns    |
| $t_{PTERMSU}$    | 1.7            |     | 2.1            |     | 2.4            |     | ns    |
| $t_{PTERMCO}$    |                | 1.0 |                | 1.2 |                | 1.4 | ns    |
| $t_{F1-4}$       |                | 0.4 |                | 0.5 |                | 0.6 | ns    |
| $t_{F5-20}$      |                | 2.6 |                | 2.8 |                | 2.9 | ns    |
| $t_{F20+}$       |                | 3.7 |                | 3.8 |                | 3.9 | ns    |
| $t_{CH}$         | 2.0            |     | 2.5            |     | 3.0            |     | ns    |
| $t_{CL}$         | 2.0            |     | 2.5            |     | 3.0            |     | ns    |
| $t_{CLRP}$       | 0.5            |     | 0.6            |     | 0.8            |     | ns    |
| $t_{PREP}$       | 0.5            |     | 0.5            |     | 0.5            |     | ns    |
| $t_{ESBCH}$      | 2.0            |     | 2.5            |     | 3.0            |     | ns    |
| $t_{ESBCL}$      | 2.0            |     | 2.5            |     | 3.0            |     | ns    |
| $t_{ESBWP}$      | 1.5            |     | 1.9            |     | 2.2            |     | ns    |
| $t_{ESBRP}$      | 1.0            |     | 1.2            |     | 1.4            |     | ns    |

Tables 43 through 48 show the I/O external and external bidirectional timing parameter values for EP20K100, EP20K200, and EP20K400 APEX 20K devices.

**Table 43. EP20K100 External Timing Parameters**

| Symbol                 | -1 Speed Grade |     | -2 Speed Grade |     | -3 Speed Grade |     | Unit |
|------------------------|----------------|-----|----------------|-----|----------------|-----|------|
|                        | Min            | Max | Min            | Max | Min            | Max |      |
| t <sub>INSU</sub> (1)  | 2.3            |     | 2.8            |     | 3.2            |     | ns   |
| t <sub>INH</sub> (1)   | 0.0            |     | 0.0            |     | 0.0            |     | ns   |
| t <sub>OUTCO</sub> (1) | 2.0            | 4.5 | 2.0            | 4.9 | 2.0            | 6.6 | ns   |
| t <sub>INSU</sub> (2)  | 1.1            |     | 1.2            |     | —              |     | ns   |
| t <sub>INH</sub> (2)   | 0.0            |     | 0.0            |     | —              |     | ns   |
| t <sub>OUTCO</sub> (2) | 0.5            | 2.7 | 0.5            | 3.1 | —              | 4.8 | ns   |

**Table 44. EP20K100 External Bidirectional Timing Parameters**

| Symbol                      | -1 Speed Grade |     | -2 Speed Grade |     | -3 Speed Grade |     | Unit |
|-----------------------------|----------------|-----|----------------|-----|----------------|-----|------|
|                             | Min            | Max | Min            | Max | Min            | Max |      |
| t <sub>INSUBIDIR</sub> (1)  | 2.3            |     | 2.8            |     | 3.2            |     | ns   |
| t <sub>INHBIDIR</sub> (1)   | 0.0            |     | 0.0            |     | 0.0            |     | ns   |
| t <sub>OUTCOBIDIR</sub> (1) | 2.0            | 4.5 | 2.0            | 4.9 | 2.0            | 6.6 | ns   |
| t <sub>XZBIDIR</sub> (1)    |                | 5.0 |                | 5.9 |                | 6.9 | ns   |
| t <sub>ZXBIDIR</sub> (1)    |                | 5.0 |                | 5.9 |                | 6.9 | ns   |
| t <sub>INSUBIDIR</sub> (2)  | 1.0            |     | 1.2            |     | —              |     | ns   |
| t <sub>INHBIDIR</sub> (2)   | 0.0            |     | 0.0            |     | —              |     | ns   |
| t <sub>OUTCOBIDIR</sub> (2) | 0.5            | 2.7 | 0.5            | 3.1 | —              | —   | ns   |
| t <sub>XZBIDIR</sub> (2)    |                | 4.3 |                | 5.0 |                | —   | ns   |
| t <sub>ZXBIDIR</sub> (2)    |                | 4.3 |                | 5.0 |                | —   | ns   |

**Table 45. EP20K200 External Timing Parameters**

| Symbol                 | -1 Speed Grade |     | -2 Speed Grade |     | -3 Speed Grade |     | Unit |
|------------------------|----------------|-----|----------------|-----|----------------|-----|------|
|                        | Min            | Max | Min            | Max | Min            | Max |      |
| t <sub>INSU</sub> (1)  | 1.9            |     | 2.3            |     | 2.6            |     | ns   |
| t <sub>INH</sub> (1)   | 0.0            |     | 0.0            |     | 0.0            |     | ns   |
| t <sub>OUTCO</sub> (1) | 2.0            | 4.6 | 2.0            | 5.6 | 2.0            | 6.8 | ns   |
| t <sub>INSU</sub> (2)  | 1.1            |     | 1.2            |     | —              |     | ns   |
| t <sub>INH</sub> (2)   | 0.0            |     | 0.0            |     | —              |     | ns   |
| t <sub>OUTCO</sub> (2) | 0.5            | 2.7 | 0.5            | 3.1 | —              | —   | ns   |

**Table 50. EP20K30E  $t_{MAX}$  ESB Timing Microparameters**

| Symbol           | -1   |      | -2   |      | -3   |      | Unit |
|------------------|------|------|------|------|------|------|------|
|                  | Min  | Max  | Min  | Max  | Min  | Max  |      |
| $t_{ESBARC}$     |      | 2.03 |      | 2.86 |      | 4.24 | ns   |
| $t_{ESBSRC}$     |      | 2.58 |      | 3.49 |      | 5.02 | ns   |
| $t_{ESBAWC}$     |      | 3.88 |      | 5.45 |      | 8.08 | ns   |
| $t_{ESBSWC}$     |      | 4.08 |      | 5.35 |      | 7.48 | ns   |
| $t_{ESBWASU}$    | 1.77 |      | 2.49 |      | 3.68 |      | ns   |
| $t_{ESBWAH}$     | 0.00 |      | 0.00 |      | 0.00 |      | ns   |
| $t_{ESBWDSU}$    | 1.95 |      | 2.74 |      | 4.05 |      | ns   |
| $t_{ESBWDH}$     | 0.00 |      | 0.00 |      | 0.00 |      | ns   |
| $t_{ESBRASU}$    | 1.96 |      | 2.75 |      | 4.07 |      | ns   |
| $t_{ESBRAH}$     | 0.00 |      | 0.00 |      | 0.00 |      | ns   |
| $t_{ESBWESU}$    | 1.80 |      | 2.73 |      | 4.28 |      | ns   |
| $t_{ESBWEH}$     | 0.00 |      | 0.00 |      | 0.00 |      | ns   |
| $t_{ESBDATASU}$  | 0.07 |      | 0.48 |      | 1.17 |      | ns   |
| $t_{ESBDATAH}$   | 0.13 |      | 0.13 |      | 0.13 |      | ns   |
| $t_{ESBWADDRSU}$ | 0.30 |      | 0.80 |      | 1.64 |      | ns   |
| $t_{ESBRADDRSU}$ | 0.37 |      | 0.90 |      | 1.78 |      | ns   |
| $t_{ESBDATAO1}$  |      | 1.11 |      | 1.32 |      | 1.67 | ns   |
| $t_{ESBDATAO2}$  |      | 2.65 |      | 3.73 |      | 5.53 | ns   |
| $t_{ESBDD}$      |      | 3.88 |      | 5.45 |      | 8.08 | ns   |
| $t_{PD}$         |      | 1.91 |      | 2.69 |      | 3.98 | ns   |
| $t_{PTERMSU}$    | 1.04 |      | 1.71 |      | 2.82 |      | ns   |
| $t_{PTERMCO}$    |      | 1.13 |      | 1.34 |      | 1.69 | ns   |

**Table 51. EP20K30E  $t_{MAX}$  Routing Delays**

| Symbol      | -1  |      | -2  |      | -3  |      | Unit |
|-------------|-----|------|-----|------|-----|------|------|
|             | Min | Max  | Min | Max  | Min | Max  |      |
| $t_{F1-4}$  |     | 0.24 |     | 0.27 |     | 0.31 | ns   |
| $t_{F5-20}$ |     | 1.03 |     | 1.14 |     | 1.30 | ns   |
| $t_{F20+}$  |     | 1.42 |     | 1.54 |     | 1.77 | ns   |

Tables 67 through 72 describe  $f_{MAX}$  LE Timing Microparameters,  $f_{MAX}$  ESB Timing Microparameters,  $f_{MAX}$  Routing Delays, Minimum Pulse Width Timing Parameters, External Timing Parameters, and External Bidirectional Timing Parameters for EP20K160E APEX 20KE devices.

**Table 67. EP20K160E  $f_{MAX}$  LE Timing Microparameters**

| Symbol    | -1   |      | -2   |      | -3   |      | Unit |
|-----------|------|------|------|------|------|------|------|
|           | Min  | Max  | Min  | Max  | Min  | Max  |      |
| $t_{SU}$  | 0.22 |      | 0.24 |      | 0.26 |      | ns   |
| $t_H$     | 0.22 |      | 0.24 |      | 0.26 |      | ns   |
| $t_{CO}$  |      | 0.25 |      | 0.31 |      | 0.35 | ns   |
| $t_{LUT}$ |      | 0.69 |      | 0.88 |      | 1.12 | ns   |

**Table 72. EP20K160E External Bidirectional Timing Parameters**

| Symbol                     | -1   |      | -2   |      | -3   |      | Unit |
|----------------------------|------|------|------|------|------|------|------|
|                            | Min  | Max  | Min  | Max  | Min  | Max  |      |
| $t_{\text{INSUBIDIR}}$     | 2.86 |      | 3.24 |      | 3.54 |      | ns   |
| $t_{\text{INHBIDIR}}$      | 0.00 |      | 0.00 |      | 0.00 |      | ns   |
| $t_{\text{OUTCOBIDIR}}$    | 2.00 | 5.07 | 2.00 | 5.59 | 2.00 | 6.13 | ns   |
| $t_{\text{XZBIDIR}}$       |      | 7.43 |      | 8.23 |      | 8.58 | ns   |
| $t_{\text{ZXBIDIR}}$       |      | 7.43 |      | 8.23 |      | 8.58 | ns   |
| $t_{\text{INSUBIDIRPLL}}$  | 4.93 |      | 5.48 |      | -    |      | ns   |
| $t_{\text{INHBIDIRPLL}}$   | 0.00 |      | 0.00 |      | -    |      | ns   |
| $t_{\text{OUTCOBIDIRPLL}}$ | 0.50 | 3.00 | 0.50 | 3.35 | -    | -    | ns   |
| $t_{\text{XZBIDIRPLL}}$    |      | 5.36 |      | 5.99 |      | -    | ns   |
| $t_{\text{ZXBIDIRPLL}}$    |      | 5.36 |      | 5.99 |      | -    | ns   |

Tables 73 through 78 describe  $f_{\text{MAX}}$  LE Timing Microparameters,  $f_{\text{MAX}}$  ESB Timing Microparameters,  $f_{\text{MAX}}$  Routing Delays, Minimum Pulse Width Timing Parameters, External Timing Parameters, and External Bidirectional Timing Parameters for EP20K200E APEX 20KE devices.

**Table 73. EP20K200E  $f_{\text{MAX}}$  LE Timing Microparameters**

| Symbol           | -1   |      | -2   |      | -3   |      | Unit |
|------------------|------|------|------|------|------|------|------|
|                  | Min  | Max  | Min  | Max  | Min  | Max  |      |
| $t_{\text{SU}}$  | 0.23 |      | 0.24 |      | 0.26 |      | ns   |
| $t_{\text{H}}$   | 0.23 |      | 0.24 |      | 0.26 |      | ns   |
| $t_{\text{CO}}$  |      | 0.26 |      | 0.31 |      | 0.36 | ns   |
| $t_{\text{LUT}}$ |      | 0.70 |      | 0.90 |      | 1.14 | ns   |



Tables 85 through 90 describe  $f_{MAX}$  LE Timing Microparameters,  $f_{MAX}$  ESB Timing Microparameters,  $f_{MAX}$  Routing Delays, Minimum Pulse Width Timing Parameters, External Timing Parameters, and External Bidirectional Timing Parameters for EP20K400E APEX 20KE devices.

**Table 85. EP20K400E  $f_{MAX}$  LE Timing Microparameters**

| Symbol    | -1 Speed Grade |      | -2 Speed Grade |      | -3 Speed Grade |      | Unit |
|-----------|----------------|------|----------------|------|----------------|------|------|
|           | Min            | Max  | Min            | Max  | Min            | Max  |      |
| $t_{SU}$  | 0.23           |      | 0.23           |      | 0.23           |      | ns   |
| $t_H$     | 0.23           |      | 0.23           |      | 0.23           |      | ns   |
| $t_{CO}$  |                | 0.25 |                | 0.29 |                | 0.32 | ns   |
| $t_{LUT}$ |                | 0.70 |                | 0.83 |                | 1.01 | ns   |

**Table 90. EP20K400E External Bidirectional Timing Parameters**

| Symbol                     | -1 Speed Grade |      | -2 Speed Grade |      | -3 Speed Grade |      | Unit |
|----------------------------|----------------|------|----------------|------|----------------|------|------|
|                            | Min            | Max  | Min            | Max  | Min            | Max  |      |
| $t_{\text{INSUBIDIR}}$     | 2.93           |      | 3.23           |      | 3.44           |      | ns   |
| $t_{\text{INHBIDIR}}$      | 0.00           |      | 0.00           |      | 0.00           |      | ns   |
| $t_{\text{OUTCOBIDIR}}$    | 2.00           | 5.25 | 2.00           | 5.79 | 2.00           | 6.32 | ns   |
| $t_{\text{XZBIDIR}}$       |                | 5.95 |                | 6.77 |                | 7.12 | ns   |
| $t_{\text{ZXBIDIR}}$       |                | 5.95 |                | 6.77 |                | 7.12 | ns   |
| $t_{\text{INSUBIDIRPLL}}$  | 4.31           |      | 4.76           |      | -              |      | ns   |
| $t_{\text{INHBIDIRPLL}}$   | 0.00           |      | 0.00           |      | -              |      | ns   |
| $t_{\text{OUTCOBIDIRPLL}}$ | 0.50           | 2.25 | 0.50           | 2.45 | -              | -    | ns   |
| $t_{\text{XZBIDIRPLL}}$    |                | 2.94 |                | 3.43 |                | -    | ns   |
| $t_{\text{ZXBIDIRPLL}}$    |                | 2.94 |                | 3.43 |                | -    | ns   |

Tables 91 through 96 describe  $f_{\text{MAX}}$  LE Timing Microparameters,  $f_{\text{MAX}}$  ESB Timing Microparameters,  $f_{\text{MAX}}$  Routing Delays, Minimum Pulse Width Timing Parameters, External Timing Parameters, and External Bidirectional Timing Parameters for EP20K600E APEX 20KE devices.

**Table 91. EP20K600E  $f_{\text{MAX}}$  LE Timing Microparameters**

| Symbol           | -1 Speed Grade |      | -2 Speed Grade |      | -3 Speed Grade |      | Unit |
|------------------|----------------|------|----------------|------|----------------|------|------|
|                  | Min            | Max  | Min            | Max  | Min            | Max  |      |
| $t_{\text{SU}}$  | 0.16           |      | 0.16           |      | 0.17           |      | ns   |
| $t_{\text{H}}$   | 0.29           |      | 0.33           |      | 0.37           |      | ns   |
| $t_{\text{CO}}$  |                | 0.65 |                | 0.38 |                | 0.49 | ns   |
| $t_{\text{LUT}}$ |                | 0.70 |                | 1.00 |                | 1.30 | ns   |

Tables 97 through 102 describe  $f_{MAX}$  LE Timing Microparameters,  $f_{MAX}$  ESB Timing Microparameters,  $f_{MAX}$  Routing Delays, Minimum Pulse Width Timing Parameters, External Timing Parameters, and External Bidirectional Timing Parameters for EP20K1000E APEX 20KE devices.

**Table 97. EP20K1000E  $f_{MAX}$  LE Timing Microparameters**

| Symbol    | -1 Speed Grade |      | -2 Speed Grade |      | -3 Speed Grade |      | Unit |
|-----------|----------------|------|----------------|------|----------------|------|------|
|           | Min            | Max  | Min            | Max  | Min            | Max  |      |
| $t_{SU}$  | 0.25           |      | 0.25           |      | 0.25           |      | ns   |
| $t_H$     | 0.25           |      | 0.25           |      | 0.25           |      | ns   |
| $t_{CO}$  |                | 0.28 |                | 0.32 |                | 0.33 | ns   |
| $t_{LUT}$ |                | 0.80 |                | 0.95 |                | 1.13 | ns   |

**Table 106. EP20K1500E Minimum Pulse Width Timing Parameters**

| Symbol             | -1 Speed Grade |     | -2 Speed Grade |     | -3 Speed Grade |     | Unit |
|--------------------|----------------|-----|----------------|-----|----------------|-----|------|
|                    | Min            | Max | Min            | Max | Min            | Max |      |
| t <sub>CH</sub>    | 1.25           |     | 1.43           |     | 1.67           |     | ns   |
| t <sub>CL</sub>    | 1.25           |     | 1.43           |     | 1.67           |     | ns   |
| t <sub>CLRP</sub>  | 0.20           |     | 0.20           |     | 0.20           |     | ns   |
| t <sub>PREP</sub>  | 0.20           |     | 0.20           |     | 0.20           |     | ns   |
| t <sub>ESBCH</sub> | 1.25           |     | 1.43           |     | 1.67           |     | ns   |
| t <sub>ESBCL</sub> | 1.25           |     | 1.43           |     | 1.67           |     | ns   |
| t <sub>ESBWP</sub> | 1.28           |     | 1.51           |     | 1.65           |     | ns   |
| t <sub>ESBRP</sub> | 1.11           |     | 1.29           |     | 1.41           |     | ns   |

**Table 107. EP20K1500E External Timing Parameters**

| Symbol                | -1 Speed Grade |      | -2 Speed Grade |      | -3 Speed Grade |      | Unit |
|-----------------------|----------------|------|----------------|------|----------------|------|------|
|                       | Min            | Max  | Min            | Max  | Min            | Max  |      |
| t <sub>INSU</sub>     | 3.09           |      | 3.30           |      | 3.58           |      | ns   |
| t <sub>INH</sub>      | 0.00           |      | 0.00           |      | 0.00           |      | ns   |
| t <sub>OUTCO</sub>    | 2.00           | 6.18 | 2.00           | 6.81 | 2.00           | 7.36 | ns   |
| t <sub>INSUPLL</sub>  | 1.94           |      | 2.08           |      | -              |      | ns   |
| t <sub>INHPLL</sub>   | 0.00           |      | 0.00           |      | -              |      | ns   |
| t <sub>OUTCOPLL</sub> | 0.50           | 2.67 | 0.50           | 2.99 | -              | -    | ns   |

**Table 108. EP20K1500E External Bidirectional Timing Parameters**

| Symbol                     | -1 Speed Grade |      | -2 Speed Grade |      | -3 Speed Grade |      | Unit |
|----------------------------|----------------|------|----------------|------|----------------|------|------|
|                            | Min            | Max  | Min            | Max  | Min            | Max  |      |
| $t_{\text{INSUBIDIR}}$     | 3.47           |      | 3.68           |      | 3.99           |      | ns   |
| $t_{\text{INHBIDIR}}$      | 0.00           |      | 0.00           |      | 0.00           |      | ns   |
| $t_{\text{OUTCOBIDIR}}$    | 2.00           | 6.18 | 2.00           | 6.81 | 2.00           | 7.36 | ns   |
| $t_{\text{XZBIDIR}}$       |                | 6.91 |                | 7.62 |                | 8.38 | ns   |
| $t_{\text{ZXBIDIR}}$       |                | 6.91 |                | 7.62 |                | 8.38 | ns   |
| $t_{\text{INSUBIDIRPLL}}$  | 3.05           |      | 3.26           |      |                |      | ns   |
| $t_{\text{INHBIDIRPLL}}$   | 0.00           |      | 0.00           |      |                |      | ns   |
| $t_{\text{OUTCOBIDIRPLL}}$ | 0.50           | 2.67 | 0.50           | 2.99 |                |      | ns   |
| $t_{\text{XZBIDIRPLL}}$    |                | 3.41 |                | 3.80 |                |      | ns   |
| $t_{\text{ZXBIDIRPLL}}$    |                | 3.41 |                | 3.80 |                |      | ns   |

Tables 109 and 110 show selectable I/O standard input and output delays for APEX 20KE devices. If you select an I/O standard input or output delay other than LVCMOS, add or subtract the selected speed grade to or from the LVCMOS value.

**Table 109. Selectable I/O Standard Input Delays**

| Symbol          | -1 Speed Grade |       | -2 Speed Grade |       | -3 Speed Grade |       | Unit |
|-----------------|----------------|-------|----------------|-------|----------------|-------|------|
|                 | Min            | Max   | Min            | Max   | Min            | Max   | Min  |
| LVCMOS          |                | 0.00  |                | 0.00  |                | 0.00  | ns   |
| LVTTTL          |                | 0.00  |                | 0.00  |                | 0.00  | ns   |
| 2.5 V           |                | 0.00  |                | 0.04  |                | 0.05  | ns   |
| 1.8 V           |                | -0.11 |                | 0.03  |                | 0.04  | ns   |
| PCI             |                | 0.01  |                | 0.09  |                | 0.10  | ns   |
| GTL+            |                | -0.24 |                | -0.23 |                | -0.19 | ns   |
| SSTL-3 Class I  |                | -0.32 |                | -0.21 |                | -0.47 | ns   |
| SSTL-3 Class II |                | -0.08 |                | 0.03  |                | -0.23 | ns   |
| SSTL-2 Class I  |                | -0.17 |                | -0.06 |                | -0.32 | ns   |
| SSTL-2 Class II |                | -0.16 |                | -0.05 |                | -0.31 | ns   |
| LVDS            |                | -0.12 |                | -0.12 |                | -0.12 | ns   |
| CTT             |                | 0.00  |                | 0.00  |                | 0.00  | ns   |
| AGP             |                | 0.00  |                | 0.00  |                | 0.00  | ns   |