# E·XFL

### Intel - EP20K160EQC240-1X Datasheet



Welcome to E-XFL.COM

#### Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

#### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

Product Status	Obsolete
Number of LABs/CLBs	640
Number of Logic Elements/Cells	6400
Total RAM Bits	81920
Number of I/O	175
Number of Gates	404000
Voltage - Supply	1.71V ~ 1.89V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	240-BFQFP
Supplier Device Package	240-PQFP (32x32)
Purchase URL	https://www.e-xfl.com/product-detail/intel/ep20k160eqc240-1x

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Table 5. APEX 20K FineLine BGA Package Options & I/O Count       Notes (1), (2)					
Device	144 Pin	324 Pin	484 Pin	672 Pin	1,020 Pin
EP20K30E	93	128			
EP20K60E	93	196			
EP20K100		252			
EP20K100E	93	246			
EP20K160E			316		
EP20K200			382		
EP20K200E			376	376	
EP20K300E				408	
EP20K400				502 (3)	
EP20K400E				488 (3)	
EP20K600E				508 (3)	588
EP20K1000E				508 (3)	708
EP20K1500E					808

#### Notes to Tables 4 and 5:

Г

- (1) I/O counts include dedicated input and clock pins.
- (2) APEX 20K device package types include thin quad flat pack (TQFP), plastic quad flat pack (PQFP), power quad flat pack (RQFP), 1.27-mm pitch ball-grid array (BGA), 1.00-mm pitch FineLine BGA, and pin-grid array (PGA) packages.
- (3) This device uses a thermally enhanced package, which is taller than the regular package. Consult the *Altera Device Package Information Data Sheet* for detailed package size information.

Table 6. APEX 20K QFP, BGA & PGA Package Sizes						
Feature	144-Pin TQFP	208-Pin QFP	240-Pin QFP	356-Pin BGA	652-Pin BGA	655-Pin PGA
Pitch (mm)	0.50	0.50	0.50	1.27	1.27	-
Area (mm <sup>2</sup> )	484	924	1,218	1,225	2,025	3,906
$\begin{array}{l} \text{Length} \times \text{Width} \\ \text{(mm} \times \text{mm)} \end{array}$	22 × 22	30.4 × 30.4	34.9 × 34.9	35 × 35	45 × 45	62.5 × 62.5

Table 7. APEX 20K FineLine BGA Package Sizes						
Feature	144 Pin	324 Pin	484 Pin	672 Pin	1,020 Pin	
Pitch (mm)	1.00	1.00	1.00	1.00	1.00	
Area (mm <sup>2</sup> )	169	361	529	729	1,089	
$\text{Length} \times \text{Width} \text{ (mm} \times \text{mm)}$	13 × 13	19×19	23 × 23	27 × 27	33 × 33	

1

# General Description

APEX<sup>™</sup> 20K devices are the first PLDs designed with the MultiCore architecture, which combines the strengths of LUT-based and productterm-based devices with an enhanced memory structure. LUT-based logic provides optimized performance and efficiency for data-path, registerintensive, mathematical, or digital signal processing (DSP) designs. Product-term-based logic is optimized for complex combinatorial paths, such as complex state machines. LUT- and product-term-based logic combined with memory functions and a wide variety of MegaCore and AMPP functions make the APEX 20K device architecture uniquely suited for system-on-a-programmable-chip designs. Applications historically requiring a combination of LUT-, product-term-, and memory-based devices can now be integrated into one APEX 20K device.

APEX 20KE devices are a superset of APEX 20K devices and include additional features such as advanced I/O standard support, CAM, additional global clocks, and enhanced ClockLock clock circuitry. In addition, APEX 20KE devices extend the APEX 20K family to 1.5 million gates. APEX 20KE devices are denoted with an "E" suffix in the device name (e.g., the EP20K1000E device is an APEX 20KE device). Table 8 compares the features included in APEX 20K and APEX 20KE devices.

#### Cascade Chain

With the cascade chain, the APEX 20K architecture can implement functions with a very wide fan-in. Adjacent LUTs can compute portions of a function in parallel; the cascade chain serially connects the intermediate values. The cascade chain can use a logical AND or logical OR (via De Morgan's inversion) to connect the outputs of adjacent LEs. Each additional LE provides four more inputs to the effective width of a function, with a short cascade delay. Cascade chain logic can be created automatically by the Quartus II software Compiler during design processing, or manually by the designer during design entry.

Cascade chains longer than ten LEs are implemented automatically by linking LABs together. For enhanced fitting, a long cascade chain skips alternate LABs in a MegaLAB structure. A cascade chain longer than one LAB skips either from an even-numbered LAB to the next even-numbered LAB, or from an odd-numbered LAB to the next odd-numbered LAB. For example, the last LE of the first LAB in the upper-left MegaLAB structure carries to the first LE of the third LAB in the MegaLAB structure. Figure 7 shows how the cascade function can connect adjacent LEs to form functions with a wide fan-in.



Figure 7. APEX 20K Cascade Chain

#### LE Operating Modes

The APEX 20K LE can operate in one of the following three modes:

- Normal mode
- Arithmetic mode
- Counter mode

Each mode uses LE resources differently. In each mode, seven available inputs to the LE—the four data inputs from the LAB local interconnect, the feedback from the programmable register, and the carry-in and cascade-in from the previous LE—are directed to different destinations to implement the desired logic function. LAB-wide signals provide clock, asynchronous clear, asynchronous preset, asynchronous load, synchronous clear, synchronous load, and clock enable control for the register. These LAB-wide signals are available in all LE modes.

The Quartus II software, in conjunction with parameterized functions such as LPM and DesignWare functions, automatically chooses the appropriate mode for common functions such as counters, adders, and multipliers. If required, the designer can also create special-purpose functions that specify which LE operating mode to use for optimal performance. Figure 8 shows the LE operating modes.

#### Normal Mode

The normal mode is suitable for general logic applications, combinatorial functions, or wide decoding functions that can take advantage of a cascade chain. In normal mode, four data inputs from the LAB local interconnect and the carry-in are inputs to a four-input LUT. The Quartus II software Compiler automatically selects the carry-in or the DATA3 signal as one of the inputs to the LUT. The LUT output can be combined with the cascade-in signal to form a cascade chain through the cascade-out signal. LEs in normal mode support packed registers.

#### **Arithmetic Mode**

The arithmetic mode is ideal for implementing adders, accumulators, and comparators. An LE in arithmetic mode uses two 3-input LUTs. One LUT computes a three-input function; the other generates a carry output. As shown in Figure 8, the first LUT uses the carry-in signal and two data inputs from the LAB local interconnect to generate a combinatorial or registered output. For example, when implementing an adder, this output is the sum of three signals: DATA1, DATA2, and carry-in. The second LUT uses the same three signals to generate a carry-out signal, thereby creating a carry chain. The arithmetic mode also supports simultaneous use of the cascade chain. LEs in arithmetic mode can drive out registered and unregistered versions of the LUT output.

The Quartus II software implements parameterized functions that use the arithmetic mode automatically where appropriate; the designer does not need to specify how the carry chain will be used.

#### **Counter Mode**

The counter mode offers clock enable, counter enable, synchronous up/down control, synchronous clear, and synchronous load options. The counter enable and synchronous up/down control signals are generated from the data inputs of the LAB local interconnect. The synchronous clear and synchronous load options are LAB-wide signals that affect all registers in the LAB. Consequently, if any of the LEs in an LAB use the counter mode, other LEs in that LAB must be used as part of the same counter or be used for a combinatorial function. The Quartus II software automatically places any registers that are not used by the counter into other LABs.





# Embedded System Block

The ESB can implement various types of memory blocks, including dual-port RAM, ROM, FIFO, and CAM blocks. The ESB includes input and output registers; the input registers synchronize writes, and the output registers can pipeline designs to improve system performance. The ESB offers a dual-port mode, which supports simultaneous reads and writes at two different clock frequencies. Figure 17 shows the ESB block diagram.





Table 10 describes the APEX 20K programmable delays and their logic options in the Quartus II software.

Table 10. APEX 20K Programmable Delay Chains					
Programmable Delays	Quartus II Logic Option				
Input pin to core delay	Decrease input delay to internal cells				
Input pin to input register delay	Decrease input delay to input register				
Core to output register delay	Decrease input delay to output register				
Output register $t_{CO}$ delay	Increase delay to output pin				

#### The Quartus II software compiler can program these delays automatically to minimize setup time while providing a zero hold time. Figure 25 shows how fast bidirectional I/Os are implemented in APEX 20K devices.

The register in the APEX 20K IOE can be programmed to power-up high or low after configuration is complete. If it is programmed to power-up low, an asynchronous clear can control the register. If it is programmed to power-up high, the register cannot be asynchronously cleared or preset. This feature is useful for cases where the APEX 20K device controls an active-low input or another device; it prevents inadvertent activation of the input upon power-up.

APEX 20KE devices include an enhanced IOE, which drives the FastRow interconnect. The FastRow interconnect connects a column I/O pin directly to the LAB local interconnect within two MegaLAB structures. This feature provides fast setup times for pins that drive high fan-outs with complex logic, such as PCI designs. For fast bidirectional I/O timing, LE registers using local routing can improve setup times and OE timing. The APEX 20KE IOE also includes direct support for open-drain operation, giving faster clock-to-output for open-drain signals. Some programmable delays in the APEX 20KE IOE offer multiple levels of delay to fine-tune setup and hold time requirements. The Quartus II software compiler can set these delays automatically to minimize setup time while providing a zero hold time.

Table 11 describes the APEX 20KE programmable delays and their logic options in the Quartus II software.

Table 11. APEX 20KE Programmable Delay Chains					
Programmable Delays	Quartus II Logic Option				
Input Pin to Core Delay	Decrease input delay to internal cells				
Input Pin to Input Register Delay	Decrease input delay to input registers				
Core to Output Register Delay	Decrease input delay to output register				
Output Register <b>t<sub>CO</sub></b> Delay	Increase delay to output pin				
Clock Enable Delay	Increase clock enable delay				

The register in the APEX 20KE IOE can be programmed to power-up high or low after configuration is complete. If it is programmed to power-up low, an asynchronous clear can control the register. If it is programmed to power-up high, an asynchronous preset can control the register. Figure 26 shows how fast bidirectional I/O pins are implemented in APEX 20KE devices. This feature is useful for cases where the APEX 20KE device controls an active-low input or another device; it prevents inadvertent activation of the input upon power-up. Under hot socketing conditions, APEX 20KE devices will not sustain any damage, but the I/O pins will drive out.

## MultiVolt I/O Interface

The APEX device architecture supports the MultiVolt I/O interface feature, which allows APEX devices in all packages to interface with systems of different supply voltages. The devices have one set of VCC pins for internal operation and input buffers (VCCINT), and another set for I/O output drivers (VCCIO).

The APEX 20K VCCINT pins must always be connected to a 2.5 V power supply. With a 2.5-V V<sub>CCINT</sub> level, input pins are 2.5-V, 3.3-V, and 5.0-V tolerant. The VCCIO pins can be connected to either a 2.5-V or 3.3-V power supply, depending on the output requirements. When VCCIO pins are connected to a 2.5-V power supply, the output levels are compatible with 2.5-V systems. When the VCCIO pins are connected to a 3.3-V power supply, the output high is 3.3 V and is compatible with 3.3-V or 5.0-V systems.

Table 12. 5.0-V Tolerant APEX 20K MultiVolt I/O Support						
V <sub>CCIO</sub> (V)	Input Signals (V) Output Signals (V)					
	2.5	3.3	5.0	2.5	3.3	5.0
2.5	$\checkmark$	<b>√</b> (1)	<ul><li>✓(1)</li></ul>	~		
3.3	$\checkmark$	<ul> <li>Image: A second s</li></ul>	<b>√</b> (1)	<b>√</b> (2)	<b>~</b>	<ul> <li>Image: A set of the set of the</li></ul>

Table 12 summarizes 5.0-V tolerant APEX 20K MultiVolt I/O support.

#### Notes to Table 12:

- The PCI clamping diode must be disabled to drive an input with voltages higher than V<sub>CCIO</sub>.
- (2) When  $V_{CCIO} = 3.3 \text{ V}$ , an APEX 20K device can drive a 2.5-V device with 3.3-V tolerant inputs.

Open-drain output pins on 5.0-V tolerant APEX 20K devices (with a pullup resistor to the 5.0-V supply) can drive 5.0-V CMOS input pins that require a V<sub>IH</sub> of 3.5 V. When the pin is inactive, the trace will be pulled up to 5.0 V by the resistor. The open-drain pin will only drive low or tri-state; it will never drive high. The rise time is dependent on the value of the pullup resistor and load impedance. The I<sub>OL</sub> current specification should be considered when selecting a pull-up resistor.

Table 24. APEX 20K 5.0-V Tolerant Device Recommended Operating Conditions       Note (2)							
Symbol	Parameter	Conditions	Min	Max	Unit		
V <sub>CCINT</sub>	Supply voltage for internal logic and input buffers	(4), (5)	2.375 (2.375)	2.625 (2.625)	V		
V <sub>CCIO</sub>	Supply voltage for output buffers, 3.3-V operation	(4), (5)	3.00 (3.00)	3.60 (3.60)	V		
	Supply voltage for output buffers, 2.5-V operation	(4), (5)	2.375 (2.375)	2.625 (2.625)	V		
VI	Input voltage	(3), (6)	-0.5	5.75	V		
Vo	Output voltage		0	V <sub>CCIO</sub>	V		
ТJ	Junction temperature	For commercial use	0	85	°C		
		For industrial use	-40	100	°C		
t <sub>R</sub>	Input rise time			40	ns		
t <sub>F</sub>	Input fall time			40	ns		

Table 2	Table 25. APEX 20K 5.0-V Tolerant Device DC Operating Conditions (Part 1 of 2)       Notes (2), (7), (8)						
Symbol	Parameter	Conditions	Min	Тур	Max	Unit	
V <sub>IH</sub>	High-level input voltage		1.7, 0.5 × V <sub>CCIO</sub> (9)		5.75	V	
V <sub>IL</sub>	Low-level input voltage		-0.5		$0.8, 0.3 \times V_{CCIO}$	V	
V <sub>OH</sub>	3.3-V high-level TTL output voltage	I <sub>OH</sub> = -8 mA DC, V <sub>CCIO</sub> = 3.00 V <i>(10)</i>	2.4			V	
	3.3-V high-level CMOS output voltage	I <sub>OH</sub> = -0.1 mA DC, V <sub>CCIO</sub> = 3.00 V <i>(10)</i>	V <sub>CCIO</sub> – 0.2			V	
	3.3-V high-level PCI output voltage	$I_{OH} = -0.5 \text{ mA DC},$ $V_{CCIO} = 3.00 \text{ to } 3.60 \text{ V}$ (10)	$0.9 \times V_{CCIO}$			V	
	2.5-V high-level output voltage	I <sub>OH</sub> = -0.1 mA DC, V <sub>CCIO</sub> = 2.30 V <i>(10)</i>	2.1			V	
		I <sub>OH</sub> = -1 mA DC, V <sub>CCIO</sub> = 2.30 V (10)	2.0			V	
		$I_{OH} = -2 \text{ mA DC},$ $V_{CCIO} = 2.30 \text{ V} (10)$	1.7			V	



#### Figure 40. Synchronous Bidirectional Pin External Timing

#### Notes to Figure 40:

- (1) The output enable and input registers are LE registers in the LAB adjacent to a bidirectional row pin. The output enable register is set with "Output Enable Routing= Signal-Pin" option in the Quartus II software.
- (2) The LAB adjacent input register is set with "Decrease Input Delay to Internal Cells= Off". This maintains a zero hold time for lab adjacent registers while giving a fast, position independent setup time. A faster setup time with zero hold time is possible by setting "Decrease Input Delay to Internal Cells= ON" and moving the input register farther away from the bidirectional pin. The exact position where zero hold occurs with the minimum setup time, varies with device density and speed grade.

Table 31 describes the  $f_{MAX}$  timing parameters shown in Figure 36 on page 68.

Table 31. APEX 20K f <sub>MAX</sub> Timing Parameters       (Part 1 of 2)				
Symbol	Parameter			
t <sub>SU</sub>	LE register setup time before clock			
t <sub>H</sub>	LE register hold time after clock			
t <sub>CO</sub>	LE register clock-to-output delay			
t <sub>LUT</sub>	LUT delay for data-in			
t <sub>ESBRC</sub>	ESB Asynchronous read cycle time			
t <sub>ESBWC</sub>	ESB Asynchronous write cycle time			
t <sub>ESBWESU</sub>	ESB WE setup time before clock when using input register			
t <sub>ESBDATASU</sub>	ESB data setup time before clock when using input register			
t <sub>ESBDATAH</sub>	ESB data hold time after clock when using input register			
t <sub>ESBADDRSU</sub>	ESB address setup time before clock when using input registers			
t <sub>ESBDATACO1</sub>	ESB clock-to-output delay when using output registers			

Table 31. APEX 20K f <sub>MAX</sub> Timing Parameters       (Part 2 of 2)				
Symbol	Parameter			
t <sub>ESBDATACO2</sub>	ESB clock-to-output delay without output registers			
t <sub>ESBDD</sub>	ESB data-in to data-out delay for RAM mode			
t <sub>PD</sub>	ESB macrocell input to non-registered output			
t <sub>PTERMSU</sub>	ESB macrocell register setup time before clock			
t <sub>PTERMCO</sub>	ESB macrocell register clock-to-output delay			
t <sub>F1-4</sub>	Fanout delay using local interconnect			
t <sub>F5-20</sub>	Fanout delay using MegaLab Interconnect			
t <sub>F20+</sub>	Fanout delay using FastTrack Interconnect			
t <sub>CH</sub>	Minimum clock high time from clock pin			
t <sub>CL</sub>	Minimum clock low time from clock pin			
t <sub>CLRP</sub>	LE clear pulse width			
t <sub>PREP</sub>	LE preset pulse width			
t <sub>ESBCH</sub>	Clock high time			
t <sub>ESBCL</sub>	Clock low time			
t <sub>ESBWP</sub>	Write pulse width			
t <sub>ESBRP</sub>	Read pulse width			

### Tables 32 and 33 describe APEX 20K external timing parameters.

Table 32. APEX 20K External Timing Parameters       Note (1)				
Symbol	mbol Clock Parameter			
t <sub>INSU</sub>	Setup time with global clock at IOE register			
t <sub>INH</sub>	Hold time with global clock at IOE register			
t <sub>оитсо</sub>	Clock-to-output delay with global clock at IOE register			

Table 33. APEX 20K External Bidirectional Timing Parameters       Note (1)									
Symbol	Parameter	Conditions							
t <sub>INSUBIDIR</sub>	Setup time for bidirectional pins with global clock at same-row or same- column LE register								
t <sub>INHBIDIR</sub>	Hold time for bidirectional pins with global clock at same-row or same-column LE register								
<sup>t</sup> OUTCOBIDIR	Clock-to-output delay for bidirectional pins with global clock at IOE register	C1 = 10 pF							
t <sub>XZBIDIR</sub>	Synchronous IOE output buffer disable delay	C1 = 10 pF							
t <sub>ZXBIDIR</sub>	Synchronous IOE output buffer enable delay, slow slew rate = off	C1 = 10 pF							

Table 41. EP20K	200 f <sub>MAX</sub> Timi	ng Paramete	rs				
Symbol	-1 Spee	d Grade	-2 Spee	ed Grade	-3 Spee	ed Grade	Units
	Min	Max	Min	Max	Min	Max	
t <sub>SU</sub>	0.5		0.6		0.8		ns
t <sub>H</sub>	0.7		0.8		1.0		ns
t <sub>CO</sub>		0.3		0.4		0.5	ns
t <sub>LUT</sub>		0.8		1.0		1.3	ns
t <sub>ESBRC</sub>		1.7		2.1		2.4	ns
t <sub>ESBWC</sub>		5.7		6.9		8.1	ns
t <sub>ESBWESU</sub>	3.3		3.9		4.6		ns
t <sub>ESBDATASU</sub>	2.2		2.7		3.1		ns
t <sub>ESBDATAH</sub>	0.6		0.8		0.9		ns
t <sub>ESBADDRSU</sub>	2.4		2.9		3.3		ns
t <sub>ESBDATACO1</sub>		1.3		1.6		1.8	ns
t <sub>ESBDATACO2</sub>		2.6		3.1		3.6	ns
t <sub>ESBDD</sub>		2.5		3.3		3.6	ns
t <sub>PD</sub>		2.5		3.0		3.6	ns
t <sub>PTERMSU</sub>	2.3		2.7		3.2		ns
t <sub>PTERMCO</sub>		1.5		1.8		2.1	ns
t <sub>F1-4</sub>		0.5		0.6		0.7	ns
t <sub>F5-20</sub>		1.6		1.7		1.8	ns
t <sub>F20+</sub>		2.2		2.2		2.3	ns
t <sub>CH</sub>	2.0		2.5		3.0		ns
t <sub>CL</sub>	2.0		2.5		3.0		ns
t <sub>CLRP</sub>	0.3		0.4		0.4		ns
t <sub>PREP</sub>	0.4		0.5		0.5		ns
t <sub>ESBCH</sub>	2.0		2.5		3.0		ns
t <sub>ESBCL</sub>	2.0		2.5		3.0		ns
t <sub>ESBWP</sub>	1.6		1.9		2.2		ns
t <sub>ESBRP</sub>	1.0		1.3		1.4		ns

#### Notes to Tables 43 through 48:

- (1) This parameter is measured without using ClockLock or ClockBoost circuits.
- (2) This parameter is measured using ClockLock or ClockBoost circuits.

Tables 49 through 54 describe  $f_{MAX}$  LE Timing Microparameters,  $f_{MAX}$  ESB Timing Microparameters,  $f_{MAX}$  Routing Delays, Minimum Pulse Width Timing Parameters, External Timing Parameters, and External Bidirectional Timing Parameters for EP20K30E APEX 20KE devices.

Table 49. EP2	Table 49. EP20K30E f <sub>MAX</sub> LE Timing Microparameters											
Symbol	Symbol -1			-2	-	Unit						
	Min	Max	Min	Max	Min	Max						
t <sub>SU</sub>	0.01		0.02		0.02		ns					
t <sub>H</sub>	0.11		0.16		0.23		ns					
t <sub>CO</sub>		0.32		0.45		0.67	ns					
t <sub>LUT</sub>		0.85		1.20		1.77	ns					

Table 50. EP20k	(30E f <sub>MAX</sub> ESB	Timing Micro	parameters				
Symbol		-1		-2	-	3	Unit
	Min	Max	Min	Max	Min	Max	
t <sub>ESBARC</sub>		2.03		2.86		4.24	ns
t <sub>ESBSRC</sub>		2.58		3.49		5.02	ns
t <sub>ESBAWC</sub>		3.88		5.45		8.08	ns
t <sub>ESBSWC</sub>		4.08		5.35		7.48	ns
t <sub>ESBWASU</sub>	1.77		2.49		3.68		ns
t <sub>ESBWAH</sub>	0.00		0.00		0.00		ns
t <sub>ESBWDSU</sub>	1.95		2.74		4.05		ns
t <sub>ESBWDH</sub>	0.00		0.00		0.00		ns
t <sub>ESBRASU</sub>	1.96		2.75		4.07		ns
t <sub>ESBRAH</sub>	0.00		0.00		0.00		ns
t <sub>ESBWESU</sub>	1.80		2.73		4.28		ns
t <sub>ESBWEH</sub>	0.00		0.00		0.00		ns
t <sub>ESBDATASU</sub>	0.07		0.48		1.17		ns
t <sub>ESBDATAH</sub>	0.13		0.13		0.13		ns
t <sub>ESBWADDRSU</sub>	0.30		0.80		1.64		ns
t <sub>ESBRADDRSU</sub>	0.37		0.90		1.78		ns
t <sub>ESBDATACO1</sub>		1.11		1.32		1.67	ns
t <sub>ESBDATACO2</sub>		2.65		3.73		5.53	ns
t <sub>ESBDD</sub>		3.88		5.45		8.08	ns
t <sub>PD</sub>		1.91		2.69		3.98	ns
t <sub>PTERMSU</sub>	1.04		1.71		2.82		ns
t <sub>PTERMCO</sub>		1.13		1.34		1.69	ns

## Table 51. EP20K30E f<sub>MAX</sub> Routing Delays

Symbol	-1		-	-2		-3	
	Min	Max	Min	Max	Min	Max	
t <sub>F1-4</sub>		0.24		0.27		0.31	ns
t <sub>F5-20</sub>		1.03		1.14		1.30	ns
t <sub>F20+</sub>		1.42		1.54		1.77	ns

Table 64. EP2	Table 64. EP20K100E Minimum Pulse Width Timing Parameters											
Symbol	-	1	-	2	-:	3	Unit					
	Min	Max	Min	Max	Min	Max						
t <sub>CH</sub>	2.00		2.00		2.00		ns					
t <sub>CL</sub>	2.00		2.00		2.00		ns					
t <sub>CLRP</sub>	0.20		0.20		0.20		ns					
t <sub>PREP</sub>	0.20		0.20		0.20		ns					
t <sub>ESBCH</sub>	2.00		2.00		2.00		ns					
t <sub>ESBCL</sub>	2.00		2.00		2.00		ns					
t <sub>ESBWP</sub>	1.29		1.53		1.66		ns					
t <sub>ESBRP</sub>	1.11		1.29		1.41		ns					

Table 65. EP2	Table 65. EP20K100E External Timing Parameters											
Symbol	-	1		-2		-3						
	Min	Max	Min	Max	Min	Max						
t <sub>INSU</sub>	2.23		2.32		2.43		ns					
t <sub>INH</sub>	0.00		0.00		0.00		ns					
t <sub>outco</sub>	2.00	4.86	2.00	5.35	2.00	5.84	ns					
t <sub>INSUPLL</sub>	1.58		1.66		-		ns					
t <sub>INHPLL</sub>	0.00		0.00		-		ns					
t <sub>outcopll</sub>	0.50	2.96	0.50	3.29	-	-	ns					

Table 66. EP20K100E External Bidirectional Timing Parameters										
Symbol	-	1	-	2	-	Unit				
	Min	Max	Min	Max	Min	Max				
t <sub>insubidir</sub>	2.74		2.96		3.19		ns			
t <sub>inhbidir</sub>	0.00		0.00		0.00		ns			
t <sub>outcobidir</sub>	2.00	4.86	2.00	5.35	2.00	5.84	ns			
t <sub>XZBIDIR</sub>		5.00		5.48		5.89	ns			
t <sub>ZXBIDIR</sub>		5.00		5.48		5.89	ns			
t <sub>insubidirpll</sub>	4.64		5.03		-		ns			
t <sub>inhbidirpll</sub>	0.00		0.00		-		ns			
t <sub>outcobidirpll</sub>	0.50	2.96	0.50	3.29	-	-	ns			
t <sub>xzbidirpll</sub>		3.10		3.42		-	ns			
t <sub>ZXBIDIRPLL</sub>		3.10		3.42		-	ns			

Table 78. EP20K20	Table 78. EP20K200E External Bidirectional Timing Parameters										
Symbol		·1	-	2	-	Unit					
	Min	Max	Min	Max	Min	Max					
t <sub>INSUBIDIR</sub>	2.81		3.19		3.54		ns				
t <sub>inhbidir</sub>	0.00		0.00		0.00		ns				
t <sub>outcobidir</sub>	2.00	5.12	2.00	5.62	2.00	6.11	ns				
t <sub>xzbidir</sub>		7.51		8.32		8.67	ns				
t <sub>ZXBIDIR</sub>		7.51		8.32		8.67	ns				
t <sub>insubidirpll</sub>	3.30		3.64		-		ns				
t <sub>inhbidirpll</sub>	0.00		0.00		-		ns				
t <sub>outcobidirpll</sub>	0.50	3.01	0.50	3.36	-	-	ns				
t <sub>xzbidirpll</sub>		5.40		6.05		-	ns				
t <sub>ZXBIDIRPLL</sub>		5.40		6.05		-	ns				

Tables 79 through 84 describe  $f_{MAX}$  LE Timing Microparameters,  $f_{MAX}$  ESB Timing Microparameters,  $f_{MAX}$  Routing Delays, Minimum Pulse Width Timing Parameters, External Timing Parameters, and External Bidirectional Timing Parameters for EP20K300E APEX 20KE devices.

Table 79. EP20K300E f <sub>MAX</sub> LE Timing Microparameters											
Symbol	-1		-2		-3		Unit				
	Min	Max	Min	Max	Min	Max					
t <sub>SU</sub>	0.16		0.17		0.18		ns				
t <sub>H</sub>	0.31		0.33		0.38		ns				
t <sub>CO</sub>		0.28		0.38		0.51	ns				
t <sub>LUT</sub>		0.79		1.07		1.43	ns				

Table 94. EP2	Table 94. EP20K600E Minimum Pulse Width Timing Parameters											
Symbol	-1 Spee	d Grade	-2 Spee	d Grade	-3 Speed	l Grade	Unit					
	Min	Max	Min	Max	Min	Max						
t <sub>CH</sub>	2.00		2.50		2.75		ns					
t <sub>CL</sub>	2.00		2.50		2.75		ns					
t <sub>CLRP</sub>	0.18		0.26		0.34		ns					
t <sub>PREP</sub>	0.18		0.26		0.34		ns					
t <sub>ESBCH</sub>	2.00		2.50		2.75		ns					
t <sub>ESBCL</sub>	2.00		2.50		2.75		ns					
t <sub>ESBWP</sub>	1.17		1.68		2.18		ns					
t <sub>ESBRP</sub>	0.95		1.35		1.76		ns					

Table 95. EP2	Table 95. EP20K600E External Timing Parameters											
Symbol	-1 Spee	d Grade	-2 Spee	-2 Speed Grade		-3 Speed Grade						
	Min	Max	Min	Max	Min	Max						
t <sub>INSU</sub>	2.74		2.74		2.87		ns					
t <sub>INH</sub>	0.00		0.00		0.00		ns					
tоитсо	2.00	5.51	2.00	6.06	2.00	6.61	ns					
tINSUPLL	1.86		1.96		-		ns					
t <sub>INHPLL</sub>	0.00		0.00		-		ns					
toutcopll	0.50	2.62	0.50	2.91	-	-	ns					

Table 96. EP20K600E External Bidirectional Timing Parameters											
Symbol	-1 Speed Grade		-2 Speed Grade		-3 Speed Grade		Unit				
	Min	Max	Min	Мах	Min	Max	1				
t <sub>insubidir</sub>	0.64		0.98		1.08		ns				
t <sub>inhbidir</sub>	0.00		0.00		0.00		ns				
t <sub>outcobidir</sub>	2.00	5.51	2.00	6.06	2.00	6.61	ns				
t <sub>XZBIDIR</sub>		6.10		6.74		7.10	ns				
t <sub>ZXBIDIR</sub>		6.10		6.74		7.10	ns				
t <sub>insubidirpll</sub>	2.26		2.68		-		ns				
t <sub>inhbidirpll</sub>	0.00		0.00		-		ns				
t <sub>outcobidirpll</sub>	0.50	2.62	0.50	2.91	-	-	ns				
t <sub>XZBIDIRPLL</sub>		3.21		3.59		-	ns				
t <sub>ZXBIDIRPLL</sub>		3.21		3.59		-	ns				

Table 110. Selectable I/O Standard Output Delays											
Symbol	-1 Speed Grade		-2 Speed Grade		-3 Speed Grade		Unit				
	Min	Max	Min	Max	Min	Max	Min				
LVCMOS		0.00		0.00		0.00	ns				
LVTTL		0.00		0.00		0.00	ns				
2.5 V		0.00		0.09		0.10	ns				
1.8 V		2.49		2.98		3.03	ns				
PCI		-0.03		0.17		0.16	ns				
GTL+		0.75		0.75		0.76	ns				
SSTL-3 Class I		1.39		1.51		1.50	ns				
SSTL-3 Class II		1.11		1.23		1.23	ns				
SSTL-2 Class I		1.35		1.48		1.47	ns				
SSTL-2 Class II		1.00		1.12		1.12	ns				
LVDS		-0.48		-0.48		-0.48	ns				
CTT		0.00		0.00		0.00	ns				
AGP		0.00		0.00		0.00	ns				

# Power Consumption

To estimate device power consumption, use the interactive power calculator on the Altera web site at **http://www.altera.com**.

# Configuration & Operation

The APEX 20K architecture supports several configuration schemes. This section summarizes the device operating modes and available device configuration schemes.

## **Operating Modes**

The APEX architecture uses SRAM configuration elements that require configuration data to be loaded each time the circuit powers up. The process of physically loading the SRAM data into the device is called configuration. During initialization, which occurs immediately after configuration, the device resets registers, enables I/O pins, and begins to operate as a logic device. The I/O pins are tri-stated during power-up, and before and during configuration. Together, the configuration and initialization processes are called *command mode*; normal device operation is called *user mode*.

Before and during device configuration, all I/O pins are pulled to  $\rm V_{\rm CCIO}$  by a built-in weak pull-up resistor.



101 Innovation Drive San Jose, CA 95134 (408) 544-7000 http://www.altera.com Applications Hotline: (800) 800-EPLD Customer Marketing: (408) 544-7104 Literature Services: lit\_req@altera.com Copyright © 2004 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and service marks of Altera Corporation in the U.S. and other countries. All other product or service names are the property of their respective holders. Altera products are protected under numerous U.S. and foreign patents and pending applications, mask work rights, and copyrights. Altera warrants performance of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes

to any products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Altera Corporation. Altera customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.



Altera Corporation