



Welcome to [E-XFL.COM](https://www.e-xfl.com)

### Understanding Embedded - FPGAs (Field Programmable Gate Array)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

|                                |                                                                                                                                       |
|--------------------------------|---------------------------------------------------------------------------------------------------------------------------------------|
| Product Status                 | Obsolete                                                                                                                              |
| Number of LABs/CLBs            | 640                                                                                                                                   |
| Number of Logic Elements/Cells | 6400                                                                                                                                  |
| Total RAM Bits                 | 81920                                                                                                                                 |
| Number of I/O                  | 175                                                                                                                                   |
| Number of Gates                | 404000                                                                                                                                |
| Voltage - Supply               | 1.71V ~ 1.89V                                                                                                                         |
| Mounting Type                  | Surface Mount                                                                                                                         |
| Operating Temperature          | -40°C ~ 100°C (TJ)                                                                                                                    |
| Package / Case                 | 240-BFQFP                                                                                                                             |
| Supplier Device Package        | 240-PQFP (32x32)                                                                                                                      |
| Purchase URL                   | <a href="https://www.e-xfl.com/product-detail/intel/ep20k160eqi240-3">https://www.e-xfl.com/product-detail/intel/ep20k160eqi240-3</a> |

**Table 8. Comparison of APEX 20K & APEX 20KE Features**

| Feature                        | APEX 20K Devices                                                                                                                                           | APEX 20KE Devices                                                                                                                                                                                                                                                                                                                                                                                                                                            |
|--------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| MultiCore system integration   | Full support                                                                                                                                               | Full support                                                                                                                                                                                                                                                                                                                                                                                                                                                 |
| SignalTap logic analysis       | Full support                                                                                                                                               | Full support                                                                                                                                                                                                                                                                                                                                                                                                                                                 |
| 32/64-Bit, 33-MHz PCI          | Full compliance in -1, -2 speed grades                                                                                                                     | Full compliance in -1, -2 speed grades                                                                                                                                                                                                                                                                                                                                                                                                                       |
| 32/64-Bit, 66-MHz PCI          | -                                                                                                                                                          | Full compliance in -1 speed grade                                                                                                                                                                                                                                                                                                                                                                                                                            |
| MultiVolt I/O                  | 2.5-V or 3.3-V $V_{CCIO}$<br>$V_{CCIO}$ selected for device<br>Certain devices are 5.0-V tolerant                                                          | 1.8-V, 2.5-V, or 3.3-V $V_{CCIO}$<br>$V_{CCIO}$ selected block-by-block<br>5.0-V tolerant with use of external resistor                                                                                                                                                                                                                                                                                                                                      |
| ClockLock support              | Clock delay reduction<br>2× and 4× clock multiplication                                                                                                    | Clock delay reduction<br>$m/(n \times v)$ or $m/(n \times k)$ clock multiplication<br>Drive ClockLock output off-chip<br>External clock feedback<br>ClockShift<br>LVDS support<br>Up to four PLLs<br>ClockShift, clock phase adjustment                                                                                                                                                                                                                      |
| Dedicated clock and input pins | Six                                                                                                                                                        | Eight                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| I/O standard support           | 2.5-V, 3.3-V, 5.0-V I/O<br>3.3-V PCI<br>Low-voltage complementary metal-oxide semiconductor (LVCMOS)<br>Low-voltage transistor-to-transistor logic (LVTTL) | 1.8-V, 2.5-V, 3.3-V, 5.0-V I/O<br>2.5-V I/O<br>3.3-V PCI and PCI-X<br>3.3-V Advanced Graphics Port (AGP)<br>Center tap terminated (CTT)<br>GTL+<br>LVCMOS<br>LVTTL<br>True-LVDS and LVPECL data pins (in EP20K300E and larger devices)<br>LVDS and LVPECL signaling (in all BGA and FineLine BGA devices)<br>LVDS and LVPECL data pins up to 156 Mbps (in -1 speed grade devices)<br>HSTL Class I<br>PCI-X<br>SSTL-2 Class I and II<br>SSTL-3 Class I and II |
| Memory support                 | Dual-port RAM<br>FIFO<br>RAM<br>ROM                                                                                                                        | CAM<br>Dual-port RAM<br>FIFO<br>RAM<br>ROM                                                                                                                                                                                                                                                                                                                                                                                                                   |

## Functional Description


APEX 20K devices incorporate LUT-based logic, product-term-based logic, and memory into one device. Signal interconnections within APEX 20K devices (as well as to and from device pins) are provided by the FastTrack® Interconnect—a series of fast, continuous row and column channels that run the entire length and width of the device.

Each I/O pin is fed by an I/O element (IOE) located at the end of each row and column of the FastTrack Interconnect. Each IOE contains a bidirectional I/O buffer and a register that can be used as either an input or output register to feed input, output, or bidirectional signals. When used with a dedicated clock pin, these registers provide exceptional performance. IOEs provide a variety of features, such as 3.3-V, 64-bit, 66-MHz PCI compliance; JTAG BST support; slew-rate control; and tri-state buffers. APEX 20KE devices offer enhanced I/O support, including support for 1.8-V I/O, 2.5-V I/O, LVCMOS, LVTTL, LVPECL, 3.3-V PCI, PCI-X, LVDS, GTL+, SSTL-2, SSTL-3, HSTL, CTT, and 3.3-V AGP I/O standards.

The ESB can implement a variety of memory functions, including CAM, RAM, dual-port RAM, ROM, and FIFO functions. Embedding the memory directly into the die improves performance and reduces die area compared to distributed-RAM implementations. Moreover, the abundance of cascadable ESBs ensures that the APEX 20K device can implement multiple wide memory blocks for high-density designs. The ESB's high speed ensures it can implement small memory blocks without any speed penalty. The abundance of ESBs ensures that designers can create as many different-sized memory blocks as the system requires.

Figure 1 shows an overview of the APEX 20K device.

**Figure 1. APEX 20K Device Block Diagram**




Each LAB contains dedicated logic for driving control signals to its LEs and ESBs. The control signals include clock, clock enable, asynchronous clear, asynchronous preset, asynchronous load, synchronous clear, and synchronous load signals. A maximum of six control signals can be used at a time. Although synchronous load and clear signals are generally used when implementing counters, they can also be used with other functions.

Each LAB can use two clocks and two clock enable signals. Each LAB's clock and clock enable signals are linked (e.g., any LE in a particular LAB using CLK1 will also use CLKENA1). LEs with the same clock but different clock enable signals either use both clock signals in one LAB or are placed into separate LABs.

If both the rising and falling edges of a clock are used in a LAB, both LAB-wide clock signals are used.

The LAB-wide control signals can be generated from the LAB local interconnect, global signals, and dedicated clock pins. The inherent low skew of the FastTrack Interconnect enables it to be used for clock distribution. **Figure 4** shows the LAB control signal generation circuit.

**Figure 4. LAB Control Signal Generation**



**Notes to Figure 4:**

- (1) APEX 20KE devices have four dedicated clocks.
- (2) The LABCLKR1 and LABCLKR2 signals also control asynchronous load and asynchronous preset for LEs within the LAB.
- (3) The SYNCCLR signal can be generated by the local interconnect or global signals.

### *LE Operating Modes*

The APEX 20K LE can operate in one of the following three modes:

- Normal mode
- Arithmetic mode
- Counter mode

Each mode uses LE resources differently. In each mode, seven available inputs to the LE—the four data inputs from the LAB local interconnect, the feedback from the programmable register, and the carry-in and cascade-in from the previous LE—are directed to different destinations to implement the desired logic function. LAB-wide signals provide clock, asynchronous clear, asynchronous preset, asynchronous load, synchronous clear, synchronous load, and clock enable control for the register. These LAB-wide signals are available in all LE modes.

The Quartus II software, in conjunction with parameterized functions such as LPM and DesignWare functions, automatically chooses the appropriate mode for common functions such as counters, adders, and multipliers. If required, the designer can also create special-purpose functions that specify which LE operating mode to use for optimal performance. [Figure 8](#) shows the LE operating modes.

The counter mode uses two three-input LUTs: one generates the counter data, and the other generates the fast carry bit. A 2-to-1 multiplexer provides synchronous loading, and another AND gate provides synchronous clearing. If the cascade function is used by an LE in counter mode, the synchronous clear or load overrides any signal carried on the cascade chain. The synchronous clear overrides the synchronous load. LEs in arithmetic mode can drive out registered and unregistered versions of the LUT output.

### *Clear & Preset Logic Control*

Logic for the register's clear and preset signals is controlled by LAB-wide signals. The LE directly supports an asynchronous clear function. The Quartus II software Compiler can use a NOT-gate push-back technique to emulate an asynchronous preset. Moreover, the Quartus II software Compiler can use a programmable NOT-gate push-back technique to emulate simultaneous preset and clear or asynchronous load. However, this technique uses three additional LEs per register. All emulation is performed automatically when the design is compiled. Registers that emulate simultaneous preset and load will enter an unknown state upon power-up or when the chip-wide reset is asserted.

In addition to the two clear and preset modes, APEX 20K devices provide a chip-wide reset pin (DEV\_CLRn) that resets all registers in the device. Use of this pin is controlled through an option in the Quartus II software that is set before compilation. The chip-wide reset overrides all other control signals. Registers using an asynchronous preset are preset when the chip-wide reset is asserted; this effect results from the inversion technique used to implement the asynchronous preset.


## **FastTrack Interconnect**

In the APEX 20K architecture, connections between LEs, ESBs, and I/O pins are provided by the FastTrack Interconnect. The FastTrack Interconnect is a series of continuous horizontal and vertical routing channels that traverse the device. This global routing structure provides predictable performance, even in complex designs. In contrast, the segmented routing in FPGAs requires switch matrices to connect a variable number of routing paths, increasing the delays between logic resources and reducing performance.

The FastTrack Interconnect consists of row and column interconnect channels that span the entire device. The row interconnect routes signals throughout a row of MegaLAB structures; the column interconnect routes signals throughout a column of MegaLAB structures. When using the row and column interconnect, an LE, IOE, or ESB can drive any other LE, IOE, or ESB in a device. See [Figure 9](#).

Figure 11 shows the intersection of a row and column interconnect, and how these forms of interconnects and LEs drive each other.


**Figure 11. Driving the FastTrack Interconnect**



APEX 20KE devices include an enhanced interconnect structure for faster routing of input signals with high fan-out. Column I/O pins can drive the FastRow™ interconnect, which routes signals directly into the local interconnect without having to drive through the MegaLAB interconnect. FastRow lines traverse two MegaLAB structures. Also, these pins can drive the local interconnect directly for fast setup times. On EP20K300E and larger devices, the FastRow interconnect drives the two MegaLABs in the top left corner, the two MegaLABs in the top right corner, the two MegaLABs in the bottom left corner, and the two MegaLABs in the bottom right corner. On EP20K200E and smaller devices, FastRow interconnect drives the two MegaLABs on the top and the two MegaLABs on the bottom of the device. On all devices, the FastRow interconnect drives all local interconnect in the appropriate MegaLABs except the local interconnect on the side of the MegaLAB opposite the ESB. Pins using the FastRow interconnect achieve a faster set-up time, as the signal does not need to use a MegaLAB interconnect line to reach the destination LE. Figure 12 shows the FastRow interconnect.

The programmable register also supports an asynchronous clear function. Within the ESB, two asynchronous clears are generated from global signals and the local interconnect. Each macrocell can either choose between the two asynchronous clear signals or choose to not be cleared. Either of the two clear signals can be inverted within the ESB. Figure 15 shows the ESB control logic when implementing product-terms.

**Figure 15. ESB Product-Term Mode Control Logic**



**Note to Figure 15:**


(1) APEX 20KE devices have four dedicated clocks.

### Parallel Expanders

Parallel expanders are unused product terms that can be allocated to a neighboring macrocell to implement fast, complex logic functions. Parallel expanders allow up to 32 product terms to feed the macrocell OR logic directly, with two product terms provided by the macrocell and 30 parallel expanders provided by the neighboring macrocells in the ESB.

The Quartus II software Compiler can allocate up to 15 sets of up to two parallel expanders per set to the macrocells automatically. Each set of two parallel expanders incurs a small, incremental timing delay. Figure 16 shows the APEX 20K parallel expanders.



**Figure 23. APEX 20KE CAM Block Diagram**

CAM can be used in any application requiring high-speed searches, such as networking, communications, data compression, and cache management.

The APEX 20KE on-chip CAM provides faster system performance than traditional discrete CAM. Integrating CAM and logic into the APEX 20KE device eliminates off-chip and on-chip delays, improving system performance.

When in CAM mode, the ESB implements 32-word, 32-bit CAM. Wider or deeper CAM can be implemented by combining multiple CAMs with some ancillary logic implemented in LEs. The Quartus II software combines ESBs and LEs automatically to create larger CAMs.

CAM supports writing “don’t care” bits into words of the memory. The “don’t-care” bit can be used as a mask for CAM comparisons; any bit set to “don’t-care” has no effect on matches.

The output of the CAM can be encoded or unencoded. When encoded, the ESB outputs an encoded address of the data’s location. For instance, if the data is located in address 12, the ESB output is 12. When unencoded, the ESB uses its 16 outputs to show the location of the data over two clock cycles. In this case, if the data is located in address 12, the 12th output line goes high. When using unencoded outputs, two clock cycles are required to read the output because a 16-bit output bus is used to show the status of 32 words.

The encoded output is better suited for designs that ensure duplicate data is not written into the CAM. If duplicate data is written into two locations, the CAM’s output will be incorrect. If the CAM may contain duplicate data, the unencoded output is a better solution; CAM with unencoded outputs can distinguish multiple data locations.

CAM can be pre-loaded with data during configuration, or it can be written during system operation. In most cases, two clock cycles are required to write each word into CAM. When “don’t-care” bits are used, a third clock cycle is required.

## Implementing Logic in ROM

In addition to implementing logic with product terms, the ESB can implement logic functions when it is programmed with a read-only pattern during configuration, creating a large LUT. With LUTs, combinatorial functions are implemented by looking up the results, rather than by computing them. This implementation of combinatorial functions can be faster than using algorithms implemented in general logic, a performance advantage that is further enhanced by the fast access times of ESBs. The large capacity of ESBs enables designers to implement complex functions in one logic level without the routing delays associated with linked LEs or distributed RAM blocks. Parameterized functions such as LPM functions can take advantage of the ESB automatically. Further, the Quartus II software can implement portions of a design with ESBs where appropriate.

## Programmable Speed/Power Control

APEX 20K ESBs offer a high-speed mode that supports very fast operation on an ESB-by-ESB basis. When high speed is not required, this feature can be turned off to reduce the ESB's power dissipation by up to 50%. ESBs that run at low power incur a nominal timing delay adder. This Turbo Bit™ option is available for ESBs that implement product-term logic or memory functions. An ESB that is not used will be powered down so that it does not consume DC current.

Designers can program each ESB in the APEX 20K device for either high-speed or low-power operation. As a result, speed-critical paths in the design can run at high speed, while the remaining paths operate at reduced power.

## I/O Structure

The APEX 20K IOE contains a bidirectional I/O buffer and a register that can be used either as an input register for external data requiring fast setup times, or as an output register for data requiring fast clock-to-output performance. IOEs can be used as input, output, or bidirectional pins. For fast bidirectional I/O timing, LE registers using local routing can improve setup times and OE timing. The Quartus II software Compiler uses the programmable inversion option to invert signals from the row and column interconnect automatically where appropriate. Because the APEX 20K IOE offers one output enable per pin, the Quartus II software Compiler can emulate open-drain operation efficiently.

The APEX 20K IOE includes programmable delays that can be activated to ensure zero hold times, minimum clock-to-output times, input IOE register-to-core register transfers, or core-to-output IOE register transfers. A path in which a pin directly drives a register may require the delay to ensure zero hold time, whereas a path in which a pin drives a register through combinatorial logic may not require the delay.

**Table 18. APEX 20KE Clock Input & Output Parameters** (Part 2 of 2) *Note (1)*


| Symbol   | Parameter             | I/O Standard    | -1X Speed Grade |     | -2X Speed Grade |     | Units |
|----------|-----------------------|-----------------|-----------------|-----|-----------------|-----|-------|
|          |                       |                 | Min             | Max | Min             | Max |       |
| $f_{IN}$ | Input clock frequency | 3.3-V LVTTL     | 1.5             | 290 | 1.5             | 257 | MHz   |
|          |                       | 2.5-V LVTTL     | 1.5             | 281 | 1.5             | 250 | MHz   |
|          |                       | 1.8-V LVTTL     | 1.5             | 272 | 1.5             | 243 | MHz   |
|          |                       | GTL+            | 1.5             | 303 | 1.5             | 261 | MHz   |
|          |                       | SSTL-2 Class I  | 1.5             | 291 | 1.5             | 253 | MHz   |
|          |                       | SSTL-2 Class II | 1.5             | 291 | 1.5             | 253 | MHz   |
|          |                       | SSTL-3 Class I  | 1.5             | 300 | 1.5             | 260 | MHz   |
|          |                       | SSTL-3 Class II | 1.5             | 300 | 1.5             | 260 | MHz   |
|          |                       | LVDS            | 1.5             | 420 | 1.5             | 350 | MHz   |

**Notes to Tables 17 and 18:**

- (1) All input clock specifications must be met. The PLL may not lock onto an incoming clock if the clock specifications are not met, creating an erroneous clock within the device.
- (2) The maximum lock time is 40  $\mu$ s or 2000 input clock cycles, whichever occurs first.
- (3) Before configuration, the PLL circuits are disable and powered down. During configuration, the PLLs are still disabled. The PLLs begin to lock once the device is in the user mode. If the clock enable feature is used, lock begins once the CLKLK\_ENA pin goes high in user mode.
- (4) The PLL VCO operating range is 200 MHz  $\delta$   $f_{VCO}$   $\delta$  840 MHz for LVDS mode.

## SignalTap Embedded Logic Analyzer

APEX 20K devices include device enhancements to support the SignalTap embedded logic analyzer. By including this circuitry, the APEX 20K device provides the ability to monitor design operation over a period of time through the IEEE Std. 1149.1 (JTAG) circuitry; a designer can analyze internal logic at speed without bringing internal signals to the I/O pins. This feature is particularly important for advanced packages such as FineLine BGA packages because adding a connection to a pin during the debugging process can be difficult after a board is designed and manufactured.

**Figure 32. APEX 20K AC Test Conditions** *Note (1)*


**Note to Figure 32:**

- (1) Power supply transients can affect AC measurements. Simultaneous transitions of multiple outputs should be avoided for accurate measurement. Threshold tests must not be performed under AC conditions. Large-amplitude, fast-ground-current transients normally occur as the device outputs discharge the load capacitances. When these transients flow through the parasitic inductance between the device ground pin and the test system ground, significant reductions in observable noise immunity can result.

## Operating Conditions

Tables 23 through 26 provide information on absolute maximum ratings, recommended operating conditions, DC operating conditions, and capacitance for 2.5-V APEX 20K devices.

**Table 23. APEX 20K 5.0-V Tolerant Device Absolute Maximum Ratings** *Notes (1), (2)*

| Symbol      | Parameter                  | Conditions                                     | Min  | Max  | Unit |
|-------------|----------------------------|------------------------------------------------|------|------|------|
| $V_{CCINT}$ | Supply voltage             | With respect to ground (3)                     | –0.5 | 3.6  | V    |
| $V_{CCIO}$  |                            |                                                | –0.5 | 4.6  | V    |
| $V_I$       |                            |                                                | –2.0 | 5.75 | V    |
| $I_{OUT}$   | DC output current, per pin |                                                | –25  | 25   | mA   |
| $T_{STG}$   | Storage temperature        | No bias                                        | –65  | 150  | °C   |
| $T_{AMB}$   | Ambient temperature        | Under bias                                     | –65  | 135  | °C   |
| $T_J$       | Junction temperature       | PQFP, RQFP, TQFP, and BGA packages, under bias |      | 135  | °C   |
|             |                            | Ceramic PGA packages, under bias               |      | 150  | °C   |

**Table 24. APEX 20K 5.0-V Tolerant Device Recommended Operating Conditions** *Note (2)*

| Symbol      | Parameter                                           | Conditions         | Min              | Max              | Unit |
|-------------|-----------------------------------------------------|--------------------|------------------|------------------|------|
| $V_{CCINT}$ | Supply voltage for internal logic and input buffers | (4), (5)           | 2.375<br>(2.375) | 2.625<br>(2.625) | V    |
| $V_{CCIO}$  | Supply voltage for output buffers, 3.3-V operation  | (4), (5)           | 3.00 (3.00)      | 3.60 (3.60)      | V    |
|             | Supply voltage for output buffers, 2.5-V operation  | (4), (5)           | 2.375<br>(2.375) | 2.625<br>(2.625) | V    |
| $V_I$       | Input voltage                                       | (3), (6)           | -0.5             | 5.75             | V    |
| $V_O$       | Output voltage                                      |                    | 0                | $V_{CCIO}$       | V    |
| $T_J$       | Junction temperature                                | For commercial use | 0                | 85               | °C   |
|             |                                                     | For industrial use | -40              | 100              | °C   |
| $t_R$       | Input rise time                                     |                    |                  | 40               | ns   |
| $t_F$       | Input fall time                                     |                    |                  | 40               | ns   |


**Table 25. APEX 20K 5.0-V Tolerant Device DC Operating Conditions (Part 1 of 2)** *Notes (2), (7), (8)*

| Symbol   | Parameter                            | Conditions                                                      | Min                               | Typ | Max                               | Unit |
|----------|--------------------------------------|-----------------------------------------------------------------|-----------------------------------|-----|-----------------------------------|------|
| $V_{IH}$ | High-level input voltage             |                                                                 | 1.7, $0.5 \times V_{CCIO}$<br>(9) |     | 5.75                              | V    |
| $V_{IL}$ | Low-level input voltage              |                                                                 | -0.5                              |     | $0.8, 0.3 \times V_{CCIO}$<br>(9) | V    |
| $V_{OH}$ | 3.3-V high-level TTL output voltage  | $I_{OH} = -8$ mA DC,<br>$V_{CCIO} = 3.00$ V (10)                | 2.4                               |     |                                   | V    |
|          | 3.3-V high-level CMOS output voltage | $I_{OH} = -0.1$ mA DC,<br>$V_{CCIO} = 3.00$ V (10)              | $V_{CCIO} - 0.2$                  |     |                                   | V    |
|          | 3.3-V high-level PCI output voltage  | $I_{OH} = -0.5$ mA DC,<br>$V_{CCIO} = 3.00$ to $3.60$ V<br>(10) | $0.9 \times V_{CCIO}$             |     |                                   | V    |
|          | 2.5-V high-level output voltage      | $I_{OH} = -0.1$ mA DC,<br>$V_{CCIO} = 2.30$ V (10)              | 2.1                               |     |                                   | V    |
|          |                                      | $I_{OH} = -1$ mA DC,<br>$V_{CCIO} = 2.30$ V (10)                | 2.0                               |     |                                   | V    |
|          |                                      | $I_{OH} = -2$ mA DC,<br>$V_{CCIO} = 2.30$ V (10)                | 1.7                               |     |                                   | V    |

**Table 25. APEX 20K 5.0-V Tolerant Device DC Operating Conditions (Part 2 of 2)** Notes (2), (7), (8)

| Symbol     | Parameter                                                          | Conditions                                                                          | Min | Typ | Max                   | Unit          |
|------------|--------------------------------------------------------------------|-------------------------------------------------------------------------------------|-----|-----|-----------------------|---------------|
| $V_{OL}$   | 3.3-V low-level TTL output voltage                                 | $I_{OL} = 12 \text{ mA DC}$ ,<br>$V_{CCIO} = 3.00 \text{ V}$ (11)                   |     |     | 0.45                  | V             |
|            | 3.3-V low-level CMOS output voltage                                | $I_{OL} = 0.1 \text{ mA DC}$ ,<br>$V_{CCIO} = 3.00 \text{ V}$ (11)                  |     |     | 0.2                   | V             |
|            | 3.3-V low-level PCI output voltage                                 | $I_{OL} = 1.5 \text{ mA DC}$ ,<br>$V_{CCIO} = 3.00 \text{ to } 3.60 \text{ V}$ (11) |     |     | $0.1 \times V_{CCIO}$ | V             |
|            | 2.5-V low-level output voltage                                     | $I_{OL} = 0.1 \text{ mA DC}$ ,<br>$V_{CCIO} = 2.30 \text{ V}$ (11)                  |     |     | 0.2                   | V             |
|            |                                                                    | $I_{OL} = 1 \text{ mA DC}$ ,<br>$V_{CCIO} = 2.30 \text{ V}$ (11)                    |     |     | 0.4                   | V             |
|            |                                                                    | $I_{OL} = 2 \text{ mA DC}$ ,<br>$V_{CCIO} = 2.30 \text{ V}$ (11)                    |     |     | 0.7                   | V             |
| $I_I$      | Input pin leakage current                                          | $V_I = 5.75 \text{ to } -0.5 \text{ V}$                                             | -10 |     | 10                    | $\mu\text{A}$ |
| $I_{OZ}$   | Tri-stated I/O pin leakage current                                 | $V_O = 5.75 \text{ to } -0.5 \text{ V}$                                             | -10 |     | 10                    | $\mu\text{A}$ |
| $I_{CC0}$  | $V_{CC}$ supply current (standby)<br>(All ESBs in power-down mode) | $V_I = \text{ground}$ , no load, no toggling inputs, -1 speed grade (12)            |     | 10  |                       | mA            |
|            |                                                                    | $V_I = \text{ground}$ , no load, no toggling inputs, -2, -3 speed grades (12)       |     | 5   |                       | mA            |
| $R_{CONF}$ | Value of I/O pin pull-up resistor before and during configuration  | $V_{CCIO} = 3.0 \text{ V}$ (13)                                                     | 20  |     | 50                    | W             |
|            |                                                                    | $V_{CCIO} = 2.375 \text{ V}$ (13)                                                   | 30  |     | 80                    | W             |

Figure 37. APEX 20KE  $t_{MAX}$  Timing Model



**Table 36. APEX 20KE Routing Timing Microparameters** *Note (1)*

| Symbol      | Parameter                                          |
|-------------|----------------------------------------------------|
| $t_{F1-4}$  | Fanout delay using Local Interconnect              |
| $t_{F5-20}$ | Fanout delay estimate using MegaLab Interconnect   |
| $t_{F20+}$  | Fanout delay estimate using FastTrack Interconnect |

*Note to Table 36:*

- (1) These parameters are worst-case values for typical applications. Post-compilation timing simulation and timing analysis are required to determine actual worst-case performance.

**Table 37. APEX 20KE Functional Timing Microparameters**

| Symbol | Parameter                              |
|--------|----------------------------------------|
| TCH    | Minimum clock high time from clock pin |
| TCL    | Minimum clock low time from clock pin  |
| TCLRP  | LE clear Pulse Width                   |
| TPREP  | LE preset pulse width                  |
| TESBCH | Clock high time for ESB                |
| TESBCL | Clock low time for ESB                 |
| TESBWP | Write pulse width                      |
| TESBRP | Read pulse width                       |

Tables 38 and 39 describe the APEX 20KE external timing parameters.

**Table 38. APEX 20KE External Timing Parameters** *Note (1)*

| Symbol         | Clock Parameter                                                | Conditions |
|----------------|----------------------------------------------------------------|------------|
| $t_{INSU}$     | Setup time with global clock at IOE input register             |            |
| $t_{INH}$      | Hold time with global clock at IOE input register              |            |
| $t_{OUTCO}$    | Clock-to-output delay with global clock at IOE output register | C1 = 10 pF |
| $t_{INSUPLL}$  | Setup time with PLL clock at IOE input register                |            |
| $t_{INHPLL}$   | Hold time with PLL clock at IOE input register                 |            |
| $t_{OUTCOPLL}$ | Clock-to-output delay with PLL clock at IOE output register    | C1 = 10 pF |



**Table 56. EP20K60E  $t_{MAX}$  ESB Timing Microparameters**

| Symbol           | -1   |      | -2   |      | -3   |      | Unit |
|------------------|------|------|------|------|------|------|------|
|                  | Min  | Max  | Min  | Max  | Min  | Max  |      |
| $t_{ESBARC}$     |      | 1.83 |      | 2.57 |      | 3.79 | ns   |
| $t_{ESBSRC}$     |      | 2.46 |      | 3.26 |      | 4.61 | ns   |
| $t_{ESBAWC}$     |      | 3.50 |      | 4.90 |      | 7.23 | ns   |
| $t_{ESBSWC}$     |      | 3.77 |      | 4.90 |      | 6.79 | ns   |
| $t_{ESBWASU}$    | 1.59 |      | 2.23 |      | 3.29 |      | ns   |
| $t_{ESBWAH}$     | 0.00 |      | 0.00 |      | 0.00 |      | ns   |
| $t_{ESBWDSU}$    | 1.75 |      | 2.46 |      | 3.62 |      | ns   |
| $t_{ESBWDH}$     | 0.00 |      | 0.00 |      | 0.00 |      | ns   |
| $t_{ESBRASU}$    | 1.76 |      | 2.47 |      | 3.64 |      | ns   |
| $t_{ESBRAH}$     | 0.00 |      | 0.00 |      | 0.00 |      | ns   |
| $t_{ESBWESU}$    | 1.68 |      | 2.49 |      | 3.87 |      | ns   |
| $t_{ESBWEH}$     | 0.00 |      | 0.00 |      | 0.00 |      | ns   |
| $t_{ESBDATASU}$  | 0.08 |      | 0.43 |      | 1.04 |      | ns   |
| $t_{ESBDATAH}$   | 0.13 |      | 0.13 |      | 0.13 |      | ns   |
| $t_{ESBWADDRSU}$ | 0.29 |      | 0.72 |      | 1.46 |      | ns   |
| $t_{ESBRADDRSU}$ | 0.36 |      | 0.81 |      | 1.58 |      | ns   |
| $t_{ESBDATACO1}$ |      | 1.06 |      | 1.24 |      | 1.55 | ns   |
| $t_{ESBDATACO2}$ |      | 2.39 |      | 3.35 |      | 4.94 | ns   |
| $t_{ESBDD}$      |      | 3.50 |      | 4.90 |      | 7.23 | ns   |
| $t_{PD}$         |      | 1.72 |      | 2.41 |      | 3.56 | ns   |
| $t_{PTERMSU}$    | 0.99 |      | 1.56 |      | 2.55 |      | ns   |
| $t_{PTERMCO}$    |      | 1.07 |      | 1.26 |      | 1.08 | ns   |

**Table 57. EP20K60E  $t_{MAX}$  Routing Delays**

| Symbol      | -1  |      | -2  |      | -3  |      | Unit |
|-------------|-----|------|-----|------|-----|------|------|
|             | Min | Max  | Min | Max  | Min | Max  |      |
| $t_{F1-4}$  |     | 0.24 |     | 0.26 |     | 0.30 | ns   |
| $t_{F5-20}$ |     | 1.45 |     | 1.58 |     | 1.79 | ns   |
| $t_{F20+}$  |     | 1.96 |     | 2.14 |     | 2.45 | ns   |

**Table 58. EP20K60E Minimum Pulse Width Timing Parameters**

| Symbol      | -1   |     | -2   |     | -3   |     | Unit |
|-------------|------|-----|------|-----|------|-----|------|
|             | Min  | Max | Min  | Max | Min  | Max |      |
| $t_{CH}$    | 2.00 |     | 2.50 |     | 2.75 |     | ns   |
| $t_{CL}$    | 2.00 |     | 2.50 |     | 2.75 |     | ns   |
| $t_{CLRP}$  | 0.20 |     | 0.28 |     | 0.41 |     | ns   |
| $t_{PREP}$  | 0.20 |     | 0.28 |     | 0.41 |     | ns   |
| $t_{ESBCH}$ | 2.00 |     | 2.50 |     | 2.75 |     | ns   |
| $t_{ESBCL}$ | 2.00 |     | 2.50 |     | 2.75 |     | ns   |
| $t_{ESBWP}$ | 1.29 |     | 1.80 |     | 2.66 |     | ns   |
| $t_{ESBRP}$ | 1.04 |     | 1.45 |     | 2.14 |     | ns   |

**Table 59. EP20K60E External Timing Parameters**

| Symbol         | -1   |      | -2   |      | -3   |      | Unit |
|----------------|------|------|------|------|------|------|------|
|                | Min  | Max  | Min  | Max  | Min  | Max  |      |
| $t_{INSU}$     | 2.03 |      | 2.12 |      | 2.23 |      | ns   |
| $t_{INH}$      | 0.00 |      | 0.00 |      | 0.00 |      | ns   |
| $t_{OUTCO}$    | 2.00 | 4.84 | 2.00 | 5.31 | 2.00 | 5.81 | ns   |
| $t_{INSUPLL}$  | 1.12 |      | 1.15 |      | -    |      | ns   |
| $t_{INHPLL}$   | 0.00 |      | 0.00 |      | -    |      | ns   |
| $t_{OUTCOPLL}$ | 0.50 | 3.37 | 0.50 | 3.69 | -    | -    | ns   |

**Table 60. EP20K60E External Bidirectional Timing Parameters**

| Symbol                     | -1   |      | -2   |      | -3   |      | Unit |
|----------------------------|------|------|------|------|------|------|------|
|                            | Min  | Max  | Min  | Max  | Min  | Max  |      |
| $t_{\text{INSUBIDIR}}$     | 2.77 |      | 2.91 |      | 3.11 |      | ns   |
| $t_{\text{INHBIDIR}}$      | 0.00 |      | 0.00 |      | 0.00 |      | ns   |
| $t_{\text{OUTCOBIDIR}}$    | 2.00 | 4.84 | 2.00 | 5.31 | 2.00 | 5.81 | ns   |
| $t_{\text{XZBIDIR}}$       |      | 6.47 |      | 7.44 |      | 8.65 | ns   |
| $t_{\text{ZXBIDIR}}$       |      | 6.47 |      | 7.44 |      | 8.65 | ns   |
| $t_{\text{INSUBIDIRPLL}}$  | 3.44 |      | 3.24 |      | -    |      | ns   |
| $t_{\text{INHBIDIRPLL}}$   | 0.00 |      | 0.00 |      | -    |      | ns   |
| $t_{\text{OUTCOBIDIRPLL}}$ | 0.50 | 3.37 | 0.50 | 3.69 | -    | -    | ns   |
| $t_{\text{XZBIDIRPLL}}$    |      | 5.00 |      | 5.82 |      | -    | ns   |
| $t_{\text{ZXBIDIRPLL}}$    |      | 5.00 |      | 5.82 |      | -    | ns   |

Tables 61 through 66 describe  $f_{\text{MAX}}$  LE Timing Microparameters,  $f_{\text{MAX}}$  ESB Timing Microparameters,  $f_{\text{MAX}}$  Routing Delays, Minimum Pulse Width Timing Parameters, External Timing Parameters, and External Bidirectional Timing Parameters for EP20K100E APEX 20KE devices.

**Table 61. EP20K100E  $f_{\text{MAX}}$  LE Timing Microparameters**

| Symbol           | -1   |      | -2   |      | -3   |      | Unit |
|------------------|------|------|------|------|------|------|------|
|                  | Min  | Max  | Min  | Max  | Min  | Max  |      |
| $t_{\text{SU}}$  | 0.25 |      | 0.25 |      | 0.25 |      | ns   |
| $t_{\text{H}}$   | 0.25 |      | 0.25 |      | 0.25 |      | ns   |
| $t_{\text{CO}}$  |      | 0.28 |      | 0.28 |      | 0.34 | ns   |
| $t_{\text{LUT}}$ |      | 0.80 |      | 0.95 |      | 1.13 | ns   |

**Table 69. EP20K160E  $t_{MAX}$  Routing Delays**

| Symbol      | -1  |      | -2  |      | -3  |      | Unit |
|-------------|-----|------|-----|------|-----|------|------|
|             | Min | Max  | Min | Max  | Min | Max  |      |
| $t_{F1-4}$  |     | 0.25 |     | 0.26 |     | 0.28 | ns   |
| $t_{F5-20}$ |     | 1.00 |     | 1.18 |     | 1.35 | ns   |
| $t_{F20+}$  |     | 1.95 |     | 2.19 |     | 2.30 | ns   |

**Table 70. EP20K160E Minimum Pulse Width Timing Parameters**

| Symbol      | -1   |     | -2   |     | -3   |     | Unit |
|-------------|------|-----|------|-----|------|-----|------|
|             | Min  | Max | Min  | Max | Min  | Max |      |
| $t_{CH}$    | 1.34 |     | 1.43 |     | 1.55 |     | ns   |
| $t_{CL}$    | 1.34 |     | 1.43 |     | 1.55 |     | ns   |
| $t_{CLRP}$  | 0.18 |     | 0.19 |     | 0.21 |     | ns   |
| $t_{PREP}$  | 0.18 |     | 0.19 |     | 0.21 |     | ns   |
| $t_{ESBCH}$ | 1.34 |     | 1.43 |     | 1.55 |     | ns   |
| $t_{ESBCL}$ | 1.34 |     | 1.43 |     | 1.55 |     | ns   |
| $t_{ESBWP}$ | 1.15 |     | 1.45 |     | 1.73 |     | ns   |
| $t_{ESBRP}$ | 0.93 |     | 1.15 |     | 1.38 |     | ns   |

**Table 71. EP20K160E External Timing Parameters**

| Symbol         | -1   |      | -2   |      | -3   |      | Unit |
|----------------|------|------|------|------|------|------|------|
|                | Min  | Max  | Min  | Max  | Min  | Max  |      |
| $t_{INSU}$     | 2.23 |      | 2.34 |      | 2.47 |      | ns   |
| $t_{INH}$      | 0.00 |      | 0.00 |      | 0.00 |      | ns   |
| $t_{OUTCO}$    | 2.00 | 5.07 | 2.00 | 5.59 | 2.00 | 6.13 | ns   |
| $t_{INSUPLL}$  | 2.12 |      | 2.07 |      | -    |      | ns   |
| $t_{INHPLL}$   | 0.00 |      | 0.00 |      | -    |      | ns   |
| $t_{OUTCOPLL}$ | 0.50 | 3.00 | 0.50 | 3.35 | -    | -    | ns   |

**Table 87. EP20K400E  $t_{MAX}$  Routing Delays**

| Symbol      | -1 Speed Grade |      | -2 Speed Grade |      | -3 Speed Grade |      | Unit |
|-------------|----------------|------|----------------|------|----------------|------|------|
|             | Min            | Max  | Min            | Max  | Min            | Max  |      |
| $t_{F1-4}$  |                | 0.25 |                | 0.25 |                | 0.26 | ns   |
| $t_{F5-20}$ |                | 1.01 |                | 1.12 |                | 1.25 | ns   |
| $t_{F20+}$  |                | 3.71 |                | 3.92 |                | 4.17 | ns   |

**Table 88. EP20K400E Minimum Pulse Width Timing Parameters**

| Symbol      | -1 Speed Grade |     | -2 Speed Grade |     | -3 Speed Grade |     | Unit |
|-------------|----------------|-----|----------------|-----|----------------|-----|------|
|             | Min            | Max | Min            | Max | Min            | Max |      |
| $t_{CH}$    | 1.36           |     | 2.22           |     | 2.35           |     | ns   |
| $t_{CL}$    | 1.36           |     | 2.26           |     | 2.35           |     | ns   |
| $t_{CLRP}$  | 0.18           |     | 0.18           |     | 0.19           |     | ns   |
| $t_{PREP}$  | 0.18           |     | 0.18           |     | 0.19           |     | ns   |
| $t_{ESBCH}$ | 1.36           |     | 2.26           |     | 2.35           |     | ns   |
| $t_{ESBCL}$ | 1.36           |     | 2.26           |     | 2.35           |     | ns   |
| $t_{ESBWP}$ | 1.17           |     | 1.38           |     | 1.56           |     | ns   |
| $t_{ESBRP}$ | 0.94           |     | 1.09           |     | 1.25           |     | ns   |

**Table 89. EP20K400E External Timing Parameters**

| Symbol         | -1 Speed Grade |      | -2 Speed Grade |      | -3 Speed Grade |      | Unit |
|----------------|----------------|------|----------------|------|----------------|------|------|
|                | Min            | Max  | Min            | Max  | Min            | Max  |      |
| $t_{INSU}$     | 2.51           |      | 2.64           |      | 2.77           |      | ns   |
| $t_{INH}$      | 0.00           |      | 0.00           |      | 0.00           |      | ns   |
| $t_{OUTCO}$    | 2.00           | 5.25 | 2.00           | 5.79 | 2.00           | 6.32 | ns   |
| $t_{INSUPLL}$  | 3.221          |      | 3.38           |      | -              |      | ns   |
| $t_{INHPLL}$   | 0.00           |      | 0.00           |      | -              |      | ns   |
| $t_{OUTCOPLL}$ | 0.50           | 2.25 | 0.50           | 2.45 | -              | -    | ns   |