# E·XFL

#### Altera - EP20K160ETC144-1X Datasheet



Welcome to <u>E-XFL.COM</u>

#### Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

#### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

| Active   |
|--|
| 640  |
| -  |
| -  |
| 88   |
| -  |
| 1.71V ~ 1.89V  |
| Surface Mount  |
| 0°C ~ 85°C (TJ)  |
| 144-LQFP   |
| 144-TQFP (20x20)   |
| https://www.e-xfl.com/pro/item?MUrl=&PartUrl=ep20k160etc144-1x |
|  |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Windows-based PCs, Sun SPARCstations, and HP 9000 Series 700/800 workstations

- Altera MegaCore<sup>®</sup> functions and Altera Megafunction Partners Program (AMPP<sup>SM</sup>) megafunctions
- NativeLink<sup>™</sup> integration with popular synthesis, simulation, and timing analysis tools
- Quartus II SignalTap<sup>®</sup> embedded logic analyzer simplifies in-system design evaluation by giving access to internal nodes during device operation
- Supports popular revision-control software packages including PVCS, Revision Control System (RCS), and Source Code Control System (SCCS)

 Table 4. APEX 20K QFP, BGA & PGA Package Options & I/O Count
 Notes (1), (2)

| Device     | 144-Pin<br>TQFP | 208-Pin<br>PQFP<br>RQFP | 240-Pin<br>PQFP<br>RQFP | 356-Pin BGA | 652-Pin BGA | 655-Pin PGA |
|------------|-----------------|-------------------------|-------------------------|-------------|-------------|-------------|
| EP20K30E   | 92              | 125                     |                         |             |             |             |
| EP20K60E   | 92              | 148                     | 151                     | 196         |             |             |
| EP20K100   | 101             | 159                     | 189                     | 252         |             |             |
| EP20K100E  | 92              | 151                     | 183                     | 246         |             |             |
| EP20K160E  | 88              | 143                     | 175                     | 271         |             |             |
| EP20K200   |                 | 144                     | 174                     | 277         |             |             |
| EP20K200E  |                 | 136                     | 168                     | 271         | 376         |             |
| EP20K300E  |                 |                         | 152                     |             | 408         |             |
| EP20K400   |                 |                         |                         |             | 502         | 502         |
| EP20K400E  |                 |                         |                         |             | 488         |             |
| EP20K600E  |                 |                         |                         |             | 488         |             |
| EP20K1000E |                 |                         |                         |             | 488         |             |
| EP20K1500E |                 |                         |                         |             | 488         |             |

APEX 20K devices provide two dedicated clock pins and four dedicated input pins that drive register control inputs. These signals ensure efficient distribution of high-speed, low-skew control signals. These signals use dedicated routing channels to provide short delays and low skews. Four of the dedicated inputs drive four global signals. These four global signals can also be driven by internal logic, providing an ideal solution for a clock divider or internally generated asynchronous clear signals with high fan-out. The dedicated clock pins featured on the APEX 20K devices can also feed logic. The devices also feature ClockLock and ClockBoost clock management circuitry. APEX 20KE devices provide two additional dedicated clock pins, for a total of four dedicated clock pins.

#### **MegaLAB Structure**

APEX 20K devices are constructed from a series of MegaLAB<sup>TM</sup> structures. Each MegaLAB structure contains a group of logic array blocks (LABs), one ESB, and a MegaLAB interconnect, which routes signals within the MegaLAB structure. The EP20K30E device has 10 LABs, EP20K60E through EP20K600E devices have 16 LABs, and the EP20K1000E and EP20K1500E devices have 24 LABs. Signals are routed between MegaLAB structures and I/O pins via the FastTrack Interconnect. In addition, edge LABs can be driven by I/O pins through the local interconnect. Figure 2 shows the MegaLAB structure.





#### Normal Mode

The normal mode is suitable for general logic applications, combinatorial functions, or wide decoding functions that can take advantage of a cascade chain. In normal mode, four data inputs from the LAB local interconnect and the carry-in are inputs to a four-input LUT. The Quartus II software Compiler automatically selects the carry-in or the DATA3 signal as one of the inputs to the LUT. The LUT output can be combined with the cascade-in signal to form a cascade chain through the cascade-out signal. LEs in normal mode support packed registers.

#### **Arithmetic Mode**

The arithmetic mode is ideal for implementing adders, accumulators, and comparators. An LE in arithmetic mode uses two 3-input LUTs. One LUT computes a three-input function; the other generates a carry output. As shown in Figure 8, the first LUT uses the carry-in signal and two data inputs from the LAB local interconnect to generate a combinatorial or registered output. For example, when implementing an adder, this output is the sum of three signals: DATA1, DATA2, and carry-in. The second LUT uses the same three signals to generate a carry-out signal, thereby creating a carry chain. The arithmetic mode also supports simultaneous use of the cascade chain. LEs in arithmetic mode can drive out registered and unregistered versions of the LUT output.

The Quartus II software implements parameterized functions that use the arithmetic mode automatically where appropriate; the designer does not need to specify how the carry chain will be used.

#### **Counter Mode**

The counter mode offers clock enable, counter enable, synchronous up/down control, synchronous clear, and synchronous load options. The counter enable and synchronous up/down control signals are generated from the data inputs of the LAB local interconnect. The synchronous clear and synchronous load options are LAB-wide signals that affect all registers in the LAB. Consequently, if any of the LEs in an LAB use the counter mode, other LEs in that LAB must be used as part of the same counter or be used for a combinatorial function. The Quartus II software automatically places any registers that are not used by the counter into other LABs.



Figure 10. FastTrack Connection to Local Interconnect





### Embedded System Block

The ESB can implement various types of memory blocks, including dual-port RAM, ROM, FIFO, and CAM blocks. The ESB includes input and output registers; the input registers synchronize writes, and the output registers can pipeline designs to improve system performance. The ESB offers a dual-port mode, which supports simultaneous reads and writes at two different clock frequencies. Figure 17 shows the ESB block diagram.





#### Input/Output Clock Mode

The input/output clock mode contains two clocks. One clock controls all registers for inputs into the ESB: data input, WE, RE, read address, and write address. The other clock controls the ESB data output registers. The ESB also supports clock enable and asynchronous clear signals; these signals also control the reading and writing of registers independently. Input/output clock mode is commonly used for applications where the reads and writes occur at the same system frequency, but require different clock enable signals for the input and output registers. Figure 21 shows the ESB in input/output clock mode.



#### Figure 21. ESB in Input/Output Clock Mode

#### Notes to Figure 21:

All registers can be cleared asynchronously by ESB local interconnect signals, global signals, or the chip-wide reset. (1)APEX 20KE devices have four dedicated clocks. (2)

#### Single-Port Mode

The APEX 20K ESB also supports a single-port mode, which is used when simultaneous reads and writes are not required. See Figure 22.

#### Altera Corporation



For more information on APEX 20KE devices and CAM, see *Application* Note 119 (Implementing High-Speed Search Applications with APEX CAM).

#### **Driving Signals to the ESB**

ESBs provide flexible options for driving control signals. Different clocks can be used for the ESB inputs and outputs. Registers can be inserted independently on the data input, data output, read address, write address, WE, and RE signals. The global signals and the local interconnect can drive the WE and RE signals. The global signals, dedicated clock pins, and local interconnect can drive the ESB clock signals. Because the LEs drive the local interconnect, the LEs can control the WE and RE signals and the ESB clock, clock enable, and asynchronous clear signals. Figure 24 shows the ESB control signal generation logic.





(1) APEX 20KE devices have four dedicated clocks.

An ESB is fed by the local interconnect, which is driven by adjacent LEs (for high-speed connection to the ESB) or the MegaLAB interconnect. The ESB can drive the local, MegaLAB, or FastTrack Interconnect routing structure to drive LEs and IOEs in the same MegaLAB structure or anywhere in the device.

Each IOE drives a row, column, MegaLAB, or local interconnect when used as an input or bidirectional pin. A row IOE can drive a local, MegaLAB, row, and column interconnect; a column IOE can drive the column interconnect. Figure 27 shows how a row IOE connects to the interconnect.



For designs that require both a multiplied and non-multiplied clock, the clock trace on the board can be connected to CLK2p. Table 14 shows the combinations supported by the ClockLock and ClockBoost circuitry. The CLK2p pin can feed both the ClockLock and ClockBoost circuitry in the APEX 20K device. However, when both circuits are used, the other clock pin (CLK1p) cannot be used.

| Table 14. Multiplication Factor Combinations |         |  |  |  |
|--|---------|--|--|--|
| Clock 1                                      | Clock 2 |  |  |  |
| ×1   | ×1      |  |  |  |
| ×1, ×2                                       | ×2      |  |  |  |
| ×1, ×2, ×4                                   | ×4      |  |  |  |

#### APEX 20KE ClockLock Feature

APEX 20KE devices include an enhanced ClockLock feature set. These devices include up to four PLLs, which can be used independently. Two PLLs are designed for either general-purpose use or LVDS use (on devices that support LVDS I/O pins). The remaining two PLLs are designed for general-purpose use. The EP20K200E and smaller devices have two PLLs; the EP20K300E and larger devices have four PLLs.

The following sections describe some of the features offered by the APEX 20KE PLLs.

#### External PLL Feedback

The ClockLock circuit's output can be driven off-chip to clock other devices in the system; further, the feedback loop of the PLL can be routed off-chip. This feature allows the designer to exercise fine control over the I/O interface between the APEX 20KE device and another high-speed device, such as SDRAM.

#### Clock Multiplication

The APEX 20KE ClockBoost circuit can multiply or divide clocks by a programmable number. The clock can be multiplied by  $m/(n \times k)$  or  $m/(n \times v)$ , where *m* and *k* range from 2 to 160, and *n* and *v* range from 1 to 16. Clock multiplication and division can be used for time-domain multiplexing and other functions, which can reduce design LE requirements.

| Table 15. APEX 20K ClockLock & ClockBoost Parameters for -1 Speed-Grade Devices (Part 2 of 2) |   |     |     |      |  |  |
|---|---|-----|-----|------|--|--|
| Symbol  | Parameter   | Min | Max | Unit |  |  |
| t <sub>SKEW</sub>   | Skew delay between related<br>ClockLock/ClockBoost-generated clocks |     | 500 | ps   |  |  |
| t <sub>JITTER</sub>   | Jitter on ClockLock/ClockBoost-generated clock (5)                  |     | 200 | ps   |  |  |
| t <sub>INCLKSTB</sub>   | Input clock stability (measured between adjacent clocks)            |     | 50  | ps   |  |  |

Notes to Table 15:

- (1) The PLL input frequency range for the EP20K100-1X device for 1x multiplication is 25 MHz to 175 MHz.
- (2) All input clock specifications must be met. The PLL may not lock onto an incoming clock if the clock specifications are not met, creating an erroneous clock within the device.
- (3) During device configuration, the ClockLock and ClockBoost circuitry is configured first. If the incoming clock is supplied during configuration, the ClockLock and ClockBoost circuitry locks during configuration, because the lock time is less than the configuration time.
- (4) The jitter specification is measured under long-term observation.
- (5) If the input clock stability is 100 ps,  $t_{JITTER}$  is 250 ps.

## Table 16 summarizes the APEX 20K ClockLock and ClockBoost parameters for -2 speed grade devices.

| Symbol                | Parameter  | Min | Max        | Unit |
|-----------------------|--|-----|------------|------|
| f <sub>OUT</sub>      | Output frequency   | 25  | 170        | MHz  |
| f <sub>CLK1</sub>     | Input clock frequency (ClockBoost clock multiplication factor equals 1)  | 25  | 170        | MHz  |
| f <sub>CLK2</sub>     | Input clock frequency (ClockBoost clock multiplication factor equals 2)  | 16  | 80         | MHz  |
| f <sub>CLK4</sub>     | Input clock frequency (ClockBoost clock multiplication factor equals 4)  | 10  | 34         | MHz  |
| t <sub>OUTDUTY</sub>  | Duty cycle for ClockLock/ClockBoost-generated clock  | 40  | 60         | %    |
| f <sub>CLKDEV</sub>   | Input deviation from user specification in the Quartus II software (ClockBoost clock multiplication factor equals one) (1) |     | 25,000 (2) | PPM  |
| t <sub>R</sub>        | Input rise time  |     | 5          | ns   |
| t <sub>F</sub>        | Input fall time  |     | 5          | ns   |
| t <sub>LOCK</sub>     | Time required for ClockLock/ ClockBoost to acquire lock (3)  |     | 10         | μs   |
| t <sub>SKEW</sub>     | Skew delay between related ClockLock/ ClockBoost-<br>generated clock   | 500 | 500        | ps   |
| t <sub>JITTER</sub>   | Jitter on ClockLock/ ClockBoost-generated clock (4)  |     | 200        | ps   |
| t <sub>INCLKSTB</sub> | Input clock stability (measured between adjacent clocks)   |     | 50         | ps   |

#### Table 16. APEX 20K ClockLock & ClockBoost Parameters for -2 Speed Grade Devices

| Table 2            | Table 24. APEX 20K 5.0-V Tolerant Device Recommended Operating Conditions       Note (2) |                    |                  |                   |      |  |  |
|--------------------|--|--------------------|------------------|-------------------|------|--|--|
| Symbol             | Parameter  | Conditions         | Min              | Max               | Unit |  |  |
| V <sub>CCINT</sub> | Supply voltage for internal logic<br>and input buffers                                   | (4), (5)           | 2.375<br>(2.375) | 2.625<br>(2.625)  | V    |  |  |
| V <sub>CCIO</sub>  | Supply voltage for output buffers, 3.3-V operation                                       | (4), (5)           | 3.00 (3.00)      | 3.60 (3.60)       | V    |  |  |
|                    | Supply voltage for output buffers, 2.5-V operation                                       | (4), (5)           | 2.375<br>(2.375) | 2.625<br>(2.625)  | V    |  |  |
| VI                 | Input voltage  | (3), (6)           | -0.5             | 5.75              | V    |  |  |
| Vo                 | Output voltage   |                    | 0                | V <sub>CCIO</sub> | V    |  |  |
| ТJ                 | Junction temperature   | For commercial use | 0                | 85                | °C   |  |  |
|                    |  | For industrial use | -40              | 100               | °C   |  |  |
| t <sub>R</sub>     | Input rise time  |                    |                  | 40                | ns   |  |  |
| t <sub>F</sub>     | Input fall time  |                    |                  | 40                | ns   |  |  |

| Table 25. APEX 20K 5.0-V Tolerant Device DC Operating Conditions (Part 1 of 2)       Notes (2), (7), (8) |   |  |                                     |     |                            |      |  |  |
|--|---|--|-------------------------------------|-----|----------------------------|------|--|--|
| Symbol   | Parameter                               | Conditions   | Min                                 | Тур | Max                        | Unit |  |  |
| V <sub>IH</sub>  | High-level input voltage                |  | 1.7, 0.5 × V <sub>CCIO</sub><br>(9) |     | 5.75                       | V    |  |  |
| V <sub>IL</sub>  | Low-level input voltage                 |  | -0.5                                |     | $0.8, 0.3 \times V_{CCIO}$ | V    |  |  |
| V <sub>OH</sub>  | 3.3-V high-level TTL output voltage     | I <sub>OH</sub> = -8 mA DC,<br>V <sub>CCIO</sub> = 3.00 V <i>(10)</i>                  | 2.4                                 |     |                            | V    |  |  |
|  | 3.3-V high-level CMOS output<br>voltage | I <sub>OH</sub> = -0.1 mA DC,<br>V <sub>CCIO</sub> = 3.00 V <i>(10)</i>                | V <sub>CCIO</sub> – 0.2             |     |                            | V    |  |  |
|  | 3.3-V high-level PCI output voltage     | $I_{OH} = -0.5 \text{ mA DC},$<br>$V_{CCIO} = 3.00 \text{ to } 3.60 \text{ V}$<br>(10) | $0.9 \times V_{CCIO}$               |     |                            | V    |  |  |
|  | 2.5-V high-level output voltage         | I <sub>OH</sub> = -0.1 mA DC,<br>V <sub>CCIO</sub> = 2.30 V <i>(10)</i>                | 2.1                                 |     |                            | V    |  |  |
|  |   | I <sub>OH</sub> = -1 mA DC,<br>V <sub>CCIO</sub> = 2.30 V <i>(10)</i>                  | 2.0                                 |     |                            | V    |  |  |
|  |   | $I_{OH} = -2 \text{ mA DC},$<br>$V_{CCIO} = 2.30 \text{ V} (10)$                       | 1.7                                 |     |                            | V    |  |  |

| Table 31. APEX 2        | OK f <sub>MAX</sub> Timing Parameters (Part 2 of 2) |  |  |
|-------------------------|---|--|--|
| Symbol                  | Parameter   |  |  |
| t <sub>ESBDATACO2</sub> | ESB clock-to-output delay without output registers  |  |  |
| t <sub>ESBDD</sub>      | ESB data-in to data-out delay for RAM mode          |  |  |
| t <sub>PD</sub>         | ESB macrocell input to non-registered output        |  |  |
| t <sub>PTERMSU</sub>    | ESB macrocell register setup time before clock      |  |  |
| t <sub>PTERMCO</sub>    | ESB macrocell register clock-to-output delay        |  |  |
| t <sub>F1-4</sub>       | Fanout delay using local interconnect               |  |  |
| t <sub>F5-20</sub>      | Fanout delay using MegaLab Interconnect             |  |  |
| t <sub>F20+</sub>       | Fanout delay using FastTrack Interconnect           |  |  |
| t <sub>CH</sub>         | Minimum clock high time from clock pin              |  |  |
| t <sub>CL</sub>         | Minimum clock low time from clock pin               |  |  |
| t <sub>CLRP</sub>       | LE clear pulse width                                |  |  |
| t <sub>PREP</sub>       | LE preset pulse width                               |  |  |
| t <sub>ESBCH</sub>      | Clock high time                                     |  |  |
| t <sub>ESBCL</sub>      | Clock low time                                      |  |  |
| t <sub>ESBWP</sub>      | Write pulse width                                   |  |  |
| t <sub>ESBRP</sub>      | Read pulse width                                    |  |  |

#### Tables 32 and 33 describe APEX 20K external timing parameters.

| Table 32. APEX 20K External Timing Parameters       Note (1) |   |  |  |  |
|--|---|--|--|--|
| Symbol   | Clock Parameter   |  |  |  |
| t <sub>INSU</sub>  | Setup time with global clock at IOE register            |  |  |  |
| t <sub>INH</sub>   | Hold time with global clock at IOE register             |  |  |  |
| t <sub>оитсо</sub>   | Clock-to-output delay with global clock at IOE register |  |  |  |

| Table 33. APEX 20K External Bidirectional Timing Parameters       Note (1) |  |            |  |  |  |  |  |
|--|--|------------|--|--|--|--|--|
| Symbol   | Parameter  | Conditions |  |  |  |  |  |
| t <sub>INSUBIDIR</sub>   | Setup time for bidirectional pins with global clock at same-row or same-<br>column LE register |            |  |  |  |  |  |
| t <sub>INHBIDIR</sub>  | Hold time for bidirectional pins with global clock at same-row or same-column LE register      |            |  |  |  |  |  |
| <sup>t</sup> OUTCOBIDIR  | Clock-to-output delay for bidirectional pins with global clock at IOE register                 | C1 = 10 pF |  |  |  |  |  |
| t <sub>XZBIDIR</sub>   | Synchronous IOE output buffer disable delay  | C1 = 10 pF |  |  |  |  |  |
| t <sub>ZXBIDIR</sub>   | Synchronous IOE output buffer enable delay, slow slew rate = off                               | C1 = 10 pF |  |  |  |  |  |

Tables 40 through 42 show the  $f_{MAX}$  timing parameters for EP20K100, EP20K200, and EP20K400 APEX 20K devices.

| Symbol                  | -1 Snee | d Grade | -2 Snee | d Grade | -3 Sner | ed Grade | Units |
|-------------------------|---------|---------|---------|---------|---------|----------|-------|
| oymbol                  |         |         | 2 0000  |         | 0 0000  |          |       |
|                         | Min     | Max     | Min     | Max     | Min     | Max      |       |
| t <sub>SU</sub>         | 0.5     |         | 0.6     |         | 0.8     |          | ns    |
| t <sub>H</sub>          | 0.7     |         | 0.8     |         | 1.0     |          | ns    |
| t <sub>CO</sub>         |         | 0.3     |         | 0.4     |         | 0.5      | ns    |
| t <sub>LUT</sub>        |         | 0.8     |         | 1.0     |         | 1.3      | ns    |
| t <sub>ESBRC</sub>      |         | 1.7     |         | 2.1     |         | 2.4      | ns    |
| t <sub>ESBWC</sub>      |         | 5.7     |         | 6.9     |         | 8.1      | ns    |
| t <sub>ESBWESU</sub>    | 3.3     |         | 3.9     |         | 4.6     |          | ns    |
| t <sub>ESBDATASU</sub>  | 2.2     |         | 2.7     |         | 3.1     |          | ns    |
| t <sub>ESBDATAH</sub>   | 0.6     |         | 0.8     |         | 0.9     |          | ns    |
| t <sub>ESBADDRSU</sub>  | 2.4     |         | 2.9     |         | 3.3     |          | ns    |
| t <sub>ESBDATACO1</sub> |         | 1.3     |         | 1.6     |         | 1.8      | ns    |
| t <sub>ESBDATACO2</sub> |         | 2.6     |         | 3.1     |         | 3.6      | ns    |
| t <sub>ESBDD</sub>      |         | 2.5     |         | 3.3     |         | 3.6      | ns    |
| t <sub>PD</sub>         |         | 2.5     |         | 3.0     |         | 3.6      | ns    |
| t <sub>PTERMSU</sub>    | 2.3     |         | 2.6     |         | 3.2     |          | ns    |
| t <sub>PTERMCO</sub>    |         | 1.5     |         | 1.8     |         | 2.1      | ns    |
| t <sub>F1-4</sub>       |         | 0.5     |         | 0.6     |         | 0.7      | ns    |
| t <sub>F5-20</sub>      |         | 1.6     |         | 1.7     |         | 1.8      | ns    |
| t <sub>F20+</sub>       |         | 2.2     |         | 2.2     |         | 2.3      | ns    |
| t <sub>CH</sub>         | 2.0     |         | 2.5     |         | 3.0     |          | ns    |
| t <sub>CL</sub>         | 2.0     |         | 2.5     |         | 3.0     |          | ns    |
| t <sub>CLRP</sub>       | 0.3     |         | 0.4     |         | 0.4     |          | ns    |
| t <sub>PREP</sub>       | 0.5     |         | 0.5     |         | 0.5     |          | ns    |
| t <sub>ESBCH</sub>      | 2.0     |         | 2.5     |         | 3.0     |          | ns    |
| t <sub>ESBCL</sub>      | 2.0     |         | 2.5     |         | 3.0     |          | ns    |
| t <sub>ESBWP</sub>      | 1.6     |         | 1.9     |         | 2.2     |          | ns    |
| t <sub>ESBRP</sub>      | 1.0     |         | 1.3     |         | 1.4     |          | ns    |

| Table 43. EP20K100 External Timing Parameters |        |          |        |          |         |         |      |  |
|---|--------|----------|--------|----------|---------|---------|------|--|
| Symbol  | -1 Spe | ed Grade | -2 Spe | ed Grade | -3 Spee | d Grade | Unit |  |
|   | Min    | Мах      | Min    | Max      | Min     | Max     |      |  |
| t <sub>INSU</sub> (1)                         | 2.3    |          | 2.8    |          | 3.2     |         | ns   |  |
| t <sub>INH</sub> (1)                          | 0.0    |          | 0.0    |          | 0.0     |         | ns   |  |
| t <sub>OUTCO</sub> (1)                        | 2.0    | 4.5      | 2.0    | 4.9      | 2.0     | 6.6     | ns   |  |
| t <sub>INSU</sub> (2)                         | 1.1    |          | 1.2    |          | -       |         | ns   |  |
| t <sub>INH</sub> (2)                          | 0.0    |          | 0.0    |          | -       |         | ns   |  |
| t <sub>OUTCO</sub> (2)                        | 0.5    | 2.7      | 0.5    | 3.1      | _       | 4.8     | ns   |  |

| Table 44. EP20k            | Table 44. EP20K100 External Bidirectional Timing Parameters |     |        |                |     |                |    |  |  |  |  |
|----------------------------|---|-----|--------|----------------|-----|----------------|----|--|--|--|--|
| Symbol                     | -1 Speed Grade  |     | -2 Spe | -2 Speed Grade |     | -3 Speed Grade |    |  |  |  |  |
|                            | Min   | Мах | Min    | Max            | Min | Max            |    |  |  |  |  |
| t <sub>INSUBIDIR</sub> (1) | 2.3   |     | 2.8    |                | 3.2 |                | ns |  |  |  |  |
| t <sub>INHBIDIR</sub> (1)  | 0.0   |     | 0.0    |                | 0.0 |                | ns |  |  |  |  |
| t <sub>OUTCOBIDIR</sub>    | 2.0   | 4.5 | 2.0    | 4.9            | 2.0 | 6.6            | ns |  |  |  |  |
| t <sub>XZBIDIR</sub> (1)   |   | 5.0 |        | 5.9            |     | 6.9            | ns |  |  |  |  |
| t <sub>ZXBIDIR</sub> (1)   |   | 5.0 |        | 5.9            |     | 6.9            | ns |  |  |  |  |
| t <sub>INSUBIDIR</sub> (2) | 1.0   |     | 1.2    |                | -   |                | ns |  |  |  |  |
| t <sub>inhbidir</sub> (2)  | 0.0   |     | 0.0    |                | -   |                | ns |  |  |  |  |
| toutcobidir<br><i>(2)</i>  | 0.5   | 2.7 | 0.5    | 3.1            | -   | -              | ns |  |  |  |  |
| t <sub>XZBIDIR</sub> (2)   |   | 4.3 |        | 5.0            |     | -              | ns |  |  |  |  |
| t <sub>ZXBIDIR</sub> (2)   |   | 4.3 |        | 5.0            |     | -              | ns |  |  |  |  |

| Table 45. EP20K200 External Timing Parameters |               |     |        |          |                        |     |      |  |  |  |  |
|---|---------------|-----|--------|----------|------------------------|-----|------|--|--|--|--|
| Symbol  | mbol -1 Speed |     | -2 Spe | ed Grade | d Grade -3 Speed Grade |     | Unit |  |  |  |  |
|   | Min           | Max | Min    | Мах      | Min                    | Мах |      |  |  |  |  |
| t <sub>INSU</sub> (1)                         | 1.9           |     | 2.3    |          | 2.6                    |     | ns   |  |  |  |  |
| t <sub>INH</sub> (1)                          | 0.0           |     | 0.0    |          | 0.0                    |     | ns   |  |  |  |  |
| t <sub>OUTCO</sub> (1)                        | 2.0           | 4.6 | 2.0    | 5.6      | 2.0                    | 6.8 | ns   |  |  |  |  |
| t <sub>INSU</sub> (2)                         | 1.1           |     | 1.2    |          | -                      |     | ns   |  |  |  |  |
| t <sub>INH</sub> (2)                          | 0.0           |     | 0.0    |          | -                      |     | ns   |  |  |  |  |
| t <sub>оитсо</sub> <i>(2)</i>                 | 0.5           | 2.7 | 0.5    | 3.1      | -                      | -   | ns   |  |  |  |  |

| Table 50. EP20k         | (30E f <sub>MAX</sub> ESB | Timing Micro | parameters |      |      |      |      |
|-------------------------|---------------------------|--------------|------------|------|------|------|------|
| Symbol                  |                           | -1           |            | -2   | -    | 3    | Unit |
|                         | Min                       | Max          | Min        | Max  | Min  | Max  |      |
| t <sub>ESBARC</sub>     |                           | 2.03         |            | 2.86 |      | 4.24 | ns   |
| t <sub>ESBSRC</sub>     |                           | 2.58         |            | 3.49 |      | 5.02 | ns   |
| t <sub>ESBAWC</sub>     |                           | 3.88         |            | 5.45 |      | 8.08 | ns   |
| t <sub>ESBSWC</sub>     |                           | 4.08         |            | 5.35 |      | 7.48 | ns   |
| t <sub>ESBWASU</sub>    | 1.77                      |              | 2.49       |      | 3.68 |      | ns   |
| t <sub>ESBWAH</sub>     | 0.00                      |              | 0.00       |      | 0.00 |      | ns   |
| t <sub>ESBWDSU</sub>    | 1.95                      |              | 2.74       |      | 4.05 |      | ns   |
| t <sub>ESBWDH</sub>     | 0.00                      |              | 0.00       |      | 0.00 |      | ns   |
| t <sub>ESBRASU</sub>    | 1.96                      |              | 2.75       |      | 4.07 |      | ns   |
| t <sub>ESBRAH</sub>     | 0.00                      |              | 0.00       |      | 0.00 |      | ns   |
| t <sub>ESBWESU</sub>    | 1.80                      |              | 2.73       |      | 4.28 |      | ns   |
| t <sub>ESBWEH</sub>     | 0.00                      |              | 0.00       |      | 0.00 |      | ns   |
| t <sub>ESBDATASU</sub>  | 0.07                      |              | 0.48       |      | 1.17 |      | ns   |
| t <sub>ESBDATAH</sub>   | 0.13                      |              | 0.13       |      | 0.13 |      | ns   |
| t <sub>ESBWADDRSU</sub> | 0.30                      |              | 0.80       |      | 1.64 |      | ns   |
| t <sub>ESBRADDRSU</sub> | 0.37                      |              | 0.90       |      | 1.78 |      | ns   |
| t <sub>ESBDATACO1</sub> |                           | 1.11         |            | 1.32 |      | 1.67 | ns   |
| t <sub>ESBDATACO2</sub> |                           | 2.65         |            | 3.73 |      | 5.53 | ns   |
| t <sub>ESBDD</sub>      |                           | 3.88         |            | 5.45 |      | 8.08 | ns   |
| t <sub>PD</sub>         |                           | 1.91         |            | 2.69 |      | 3.98 | ns   |
| t <sub>PTERMSU</sub>    | 1.04                      |              | 1.71       |      | 2.82 |      | ns   |
| t <sub>PTERMCO</sub>    |                           | 1.13         |            | 1.34 |      | 1.69 | ns   |

### Table 51. EP20K30E f<sub>MAX</sub> Routing Delays

| Symbol             | -1  |      | -2  |      | -3  |      | Unit |
|--------------------|-----|------|-----|------|-----|------|------|
|                    | Min | Max  | Min | Max  | Min | Max  |      |
| t <sub>F1-4</sub>  |     | 0.24 |     | 0.27 |     | 0.31 | ns   |
| t <sub>F5-20</sub> |     | 1.03 |     | 1.14 |     | 1.30 | ns   |
| t <sub>F20+</sub>  |     | 1.42 |     | 1.54 |     | 1.77 | ns   |

| Table 60. EP20K60          | Table 60. EP20K60E External Bidirectional Timing Parameters |      |      |      |      |      |      |  |  |  |  |  |
|----------------------------|---|------|------|------|------|------|------|--|--|--|--|--|
| Symbol                     | -1  |      | -2   |      | -3   |      | Unit |  |  |  |  |  |
|                            | Min   | Max  | Min  | Max  | Min  | Max  |      |  |  |  |  |  |
| t <sub>insubidir</sub>     | 2.77  |      | 2.91 |      | 3.11 |      | ns   |  |  |  |  |  |
| t <sub>inhbidir</sub>      | 0.00  |      | 0.00 |      | 0.00 |      | ns   |  |  |  |  |  |
| t <sub>outcobidir</sub>    | 2.00  | 4.84 | 2.00 | 5.31 | 2.00 | 5.81 | ns   |  |  |  |  |  |
| t <sub>xzbidir</sub>       |   | 6.47 |      | 7.44 |      | 8.65 | ns   |  |  |  |  |  |
| t <sub>zxbidir</sub>       |   | 6.47 |      | 7.44 |      | 8.65 | ns   |  |  |  |  |  |
| t <sub>insubidirpll</sub>  | 3.44  |      | 3.24 |      | -    |      | ns   |  |  |  |  |  |
| t <sub>inhbidirpll</sub>   | 0.00  |      | 0.00 |      | -    |      | ns   |  |  |  |  |  |
| t <sub>outcobidirpll</sub> | 0.50  | 3.37 | 0.50 | 3.69 | -    | -    | ns   |  |  |  |  |  |
| t <sub>XZBIDIRPLL</sub>    |   | 5.00 |      | 5.82 |      | -    | ns   |  |  |  |  |  |
| t <sub>ZXBIDIRPLL</sub>    |   | 5.00 |      | 5.82 |      | -    | ns   |  |  |  |  |  |

Tables 61 through 66 describe  $f_{MAX}$  LE Timing Microparameters,  $f_{MAX}$  ESB Timing Microparameters,  $f_{MAX}$  Routing Delays, Minimum Pulse Width Timing Parameters, External Timing Parameters, and External Bidirectional Timing Parameters for EP20K100E APEX 20KE devices.

| Table 61. EP20K100E f <sub>MAX</sub> LE Timing Microparameters |      |      |      |      |      |      |      |  |  |  |  |  |
|--|------|------|------|------|------|------|------|--|--|--|--|--|
| Symbol   |      | -1   |      | -2   | -    | 3    | Unit |  |  |  |  |  |
|  | Min  | Max  | Min  | Max  | Min  | Max  |      |  |  |  |  |  |
| t <sub>SU</sub>  | 0.25 |      | 0.25 |      | 0.25 |      | ns   |  |  |  |  |  |
| t <sub>H</sub>   | 0.25 |      | 0.25 |      | 0.25 |      | ns   |  |  |  |  |  |
| t <sub>CO</sub>  |      | 0.28 |      | 0.28 |      | 0.34 | ns   |  |  |  |  |  |
| t <sub>LUT</sub>   |      | 0.80 |      | 0.95 |      | 1.13 | ns   |  |  |  |  |  |

| Table 62. EP20k         | (100E f <sub>MAX</sub> ESE | B Timing Micr | oparameters | 1    |       |      |      |
|-------------------------|----------------------------|---------------|-------------|------|-------|------|------|
| Symbol                  | -1                         |               |             | -2   | -;    | 3    | Unit |
|                         | Min                        | Max           | Min         | Max  | Min   | Max  |      |
| t <sub>ESBARC</sub>     |                            | 1.61          |             | 1.84 |       | 1.97 | ns   |
| t <sub>ESBSRC</sub>     |                            | 2.57          |             | 2.97 |       | 3.20 | ns   |
| t <sub>ESBAWC</sub>     |                            | 0.52          |             | 4.09 |       | 4.39 | ns   |
| t <sub>ESBSWC</sub>     |                            | 3.17          |             | 3.78 |       | 4.09 | ns   |
| t <sub>ESBWASU</sub>    | 0.56                       |               | 6.41        |      | 0.63  |      | ns   |
| t <sub>ESBWAH</sub>     | 0.48                       |               | 0.54        |      | 0.55  |      | ns   |
| t <sub>ESBWDSU</sub>    | 0.71                       |               | 0.80        |      | 0.81  |      | ns   |
| t <sub>ESBWDH</sub>     | .048                       |               | 0.54        |      | 0.55  |      | ns   |
| t <sub>ESBRASU</sub>    | 1.57                       |               | 1.75        |      | 1.87  |      | ns   |
| t <sub>ESBRAH</sub>     | 0.00                       |               | 0.00        |      | 0.20  |      | ns   |
| t <sub>ESBWESU</sub>    | 1.54                       |               | 1.72        |      | 1.80  |      | ns   |
| t <sub>ESBWEH</sub>     | 0.00                       |               | 0.00        |      | 0.00  |      | ns   |
| t <sub>ESBDATASU</sub>  | -0.16                      |               | -0.20       |      | -0.20 |      | ns   |
| t <sub>ESBDATAH</sub>   | 0.13                       |               | 0.13        |      | 0.13  |      | ns   |
| t <sub>ESBWADDRSU</sub> | 0.12                       |               | 0.08        |      | 0.13  |      | ns   |
| t <sub>ESBRADDRSU</sub> | 0.17                       |               | 0.15        |      | 0.19  |      | ns   |
| t <sub>ESBDATACO1</sub> |                            | 1.20          |             | 1.39 |       | 1.52 | ns   |
| t <sub>ESBDATACO2</sub> |                            | 2.54          |             | 2.99 |       | 3.22 | ns   |
| t <sub>ESBDD</sub>      |                            | 3.06          |             | 3.56 |       | 3.85 | ns   |
| t <sub>PD</sub>         |                            | 1.73          |             | 2.02 |       | 2.20 | ns   |
| t <sub>PTERMSU</sub>    | 1.11                       |               | 1.26        |      | 1.38  |      | ns   |
| t <sub>PTERMCO</sub>    |                            | 1.19          |             | 1.40 |       | 1.08 | ns   |

| Table 63. EP20K100E f <sub>MAX</sub> Routing Delays |          |      |     |      |     |      |    |  |  |  |
|---|----------|------|-----|------|-----|------|----|--|--|--|
| Symbol  | -1 -2 -3 |      |     |      |     |      |    |  |  |  |
|   | Min      | Max  | Min | Max  | Min | Max  |    |  |  |  |
| t <sub>F1-4</sub>                                   |          | 0.24 |     | 0.27 |     | 0.29 | ns |  |  |  |
| t <sub>F5-20</sub>                                  |          | 1.04 |     | 1.26 |     | 1.52 | ns |  |  |  |
| t <sub>F20+</sub>                                   |          | 1.12 |     | 1.36 |     | 1.86 | ns |  |  |  |

| Table 64. EP2      | Table 64. EP20K100E Minimum Pulse Width Timing Parameters |     |      |     |      |     |      |  |  |  |  |  |
|--------------------|---|-----|------|-----|------|-----|------|--|--|--|--|--|
| Symbol             | -   | 1   | -    | -2  |      | 3   | Unit |  |  |  |  |  |
|                    | Min   | Max | Min  | Max | Min  | Max |      |  |  |  |  |  |
| t <sub>CH</sub>    | 2.00  |     | 2.00 |     | 2.00 |     | ns   |  |  |  |  |  |
| t <sub>CL</sub>    | 2.00  |     | 2.00 |     | 2.00 |     | ns   |  |  |  |  |  |
| t <sub>CLRP</sub>  | 0.20  |     | 0.20 |     | 0.20 |     | ns   |  |  |  |  |  |
| t <sub>PREP</sub>  | 0.20  |     | 0.20 |     | 0.20 |     | ns   |  |  |  |  |  |
| t <sub>ESBCH</sub> | 2.00  |     | 2.00 |     | 2.00 |     | ns   |  |  |  |  |  |
| t <sub>ESBCL</sub> | 2.00  |     | 2.00 |     | 2.00 |     | ns   |  |  |  |  |  |
| t <sub>ESBWP</sub> | 1.29  |     | 1.53 |     | 1.66 |     | ns   |  |  |  |  |  |
| t <sub>ESBRP</sub> | 1.11  |     | 1.29 |     | 1.41 |     | ns   |  |  |  |  |  |

| Table 65. EP20K100E External Timing Parameters |      |      |      |      |      |      |    |  |  |  |  |  |
|--|------|------|------|------|------|------|----|--|--|--|--|--|
| Symbol   | -    | 1    |      | -2   | -3   | -3   |    |  |  |  |  |  |
|  | Min  | Max  | Min  | Max  | Min  | Max  |    |  |  |  |  |  |
| t <sub>INSU</sub>                              | 2.23 |      | 2.32 |      | 2.43 |      | ns |  |  |  |  |  |
| t <sub>INH</sub>                               | 0.00 |      | 0.00 |      | 0.00 |      | ns |  |  |  |  |  |
| t <sub>outco</sub>                             | 2.00 | 4.86 | 2.00 | 5.35 | 2.00 | 5.84 | ns |  |  |  |  |  |
| t <sub>INSUPLL</sub>                           | 1.58 |      | 1.66 |      | -    |      | ns |  |  |  |  |  |
| t <sub>INHPLL</sub>                            | 0.00 |      | 0.00 |      | -    |      | ns |  |  |  |  |  |
| t <sub>outcopll</sub>                          | 0.50 | 2.96 | 0.50 | 3.29 | -    | -    | ns |  |  |  |  |  |

| Table 66. EP20K100E External Bidirectional Timing Parameters |      |      |      |      |      |      |      |  |  |  |  |
|--|------|------|------|------|------|------|------|--|--|--|--|
| Symbol   | -1   |      | -2   |      | -    | -3   | Unit |  |  |  |  |
|  | Min  | Max  | Min  | Max  | Min  | Max  |      |  |  |  |  |
| t <sub>insubidir</sub>                                       | 2.74 |      | 2.96 |      | 3.19 |      | ns   |  |  |  |  |
| t <sub>inhbidir</sub>  | 0.00 |      | 0.00 |      | 0.00 |      | ns   |  |  |  |  |
| t <sub>outcobidir</sub>                                      | 2.00 | 4.86 | 2.00 | 5.35 | 2.00 | 5.84 | ns   |  |  |  |  |
| t <sub>XZBIDIR</sub>   |      | 5.00 |      | 5.48 |      | 5.89 | ns   |  |  |  |  |
| t <sub>ZXBIDIR</sub>   |      | 5.00 |      | 5.48 |      | 5.89 | ns   |  |  |  |  |
| t <sub>insubidirpll</sub>                                    | 4.64 |      | 5.03 |      | -    |      | ns   |  |  |  |  |
| t <sub>inhbidirpll</sub>                                     | 0.00 |      | 0.00 |      | -    |      | ns   |  |  |  |  |
| t <sub>outcobidirpll</sub>                                   | 0.50 | 2.96 | 0.50 | 3.29 | -    | -    | ns   |  |  |  |  |
| t <sub>xzbidirpll</sub>                                      |      | 3.10 |      | 3.42 |      | -    | ns   |  |  |  |  |
| t <sub>ZXBIDIRPLL</sub>                                      |      | 3.10 |      | 3.42 |      | -    | ns   |  |  |  |  |

| Table 72. EP20K16         | Table 72. EP20K160E External Bidirectional Timing Parameters |      |      |      |      |      |      |  |  |  |  |  |
|---------------------------|--|------|------|------|------|------|------|--|--|--|--|--|
| Symbol                    | -1   |      | -2   |      | -3   |      | Unit |  |  |  |  |  |
|                           | Min  | Max  | Min  | Max  | Min  | Max  |      |  |  |  |  |  |
| t <sub>insubidir</sub>    | 2.86   |      | 3.24 |      | 3.54 |      | ns   |  |  |  |  |  |
| t <sub>inhbidir</sub>     | 0.00   |      | 0.00 |      | 0.00 |      | ns   |  |  |  |  |  |
| t <sub>outcobidir</sub>   | 2.00   | 5.07 | 2.00 | 5.59 | 2.00 | 6.13 | ns   |  |  |  |  |  |
| t <sub>XZBIDIR</sub>      |  | 7.43 |      | 8.23 |      | 8.58 | ns   |  |  |  |  |  |
| t <sub>ZXBIDIR</sub>      |  | 7.43 |      | 8.23 |      | 8.58 | ns   |  |  |  |  |  |
| t <sub>insubidirpll</sub> | 4.93   |      | 5.48 |      | -    |      | ns   |  |  |  |  |  |
| t <sub>inhbidirpll</sub>  | 0.00   |      | 0.00 |      | -    |      | ns   |  |  |  |  |  |
| toutcobidirpll            | 0.50   | 3.00 | 0.50 | 3.35 | -    | -    | ns   |  |  |  |  |  |
| t <sub>XZBIDIRPLL</sub>   |  | 5.36 |      | 5.99 |      | -    | ns   |  |  |  |  |  |
| t <sub>ZXBIDIRPLL</sub>   |  | 5.36 |      | 5.99 |      | -    | ns   |  |  |  |  |  |

Tables 73 through 78 describe  $f_{MAX}$  LE Timing Microparameters,  $f_{MAX}$  ESB Timing Microparameters,  $f_{MAX}$  Routing Delays, Minimum Pulse Width Timing Parameters, External Timing Parameters, and External Bidirectional Timing Parameters for EP20K200E APEX 20KE devices.

| Table 73. EP20K200E f <sub>MAX</sub> LE Timing Microparameters |      |      |      |      |      |      |      |  |  |  |  |  |
|--|------|------|------|------|------|------|------|--|--|--|--|--|
| Symbol   | -1   |      | -2   |      | -3   |      | Unit |  |  |  |  |  |
|  | Min  | Max  | Min  | Max  | Min  | Max  |      |  |  |  |  |  |
| t <sub>SU</sub>  | 0.23 |      | 0.24 |      | 0.26 |      | ns   |  |  |  |  |  |
| t <sub>H</sub>   | 0.23 |      | 0.24 |      | 0.26 |      | ns   |  |  |  |  |  |
| t <sub>CO</sub>  |      | 0.26 |      | 0.31 |      | 0.36 | ns   |  |  |  |  |  |
| t <sub>LUT</sub>   |      | 0.70 |      | 0.90 |      | 1.14 | ns   |  |  |  |  |  |

#### **Altera Corporation**

Tables 97 through 102 describe  $f_{MAX}$  LE Timing Microparameters,  $f_{MAX}$  ESB Timing Microparameters,  $f_{MAX}$  Routing Delays, Minimum Pulse Width Timing Parameters, External Timing Parameters, and External Bidirectional Timing Parameters for EP20K1000E APEX 20KE devices.

| Table 97. EP20K1000E f <sub>MAX</sub> LE Timing Microparameters |                |      |                |      |                |      |      |  |  |  |  |  |
|---|----------------|------|----------------|------|----------------|------|------|--|--|--|--|--|
| Symbol  | -1 Speed Grade |      | -2 Speed Grade |      | -3 Speed Grade |      | Unit |  |  |  |  |  |
|   | Min            | Max  | Min            | Max  | Min            | Max  |      |  |  |  |  |  |
| t <sub>SU</sub>   | 0.25           |      | 0.25           |      | 0.25           |      | ns   |  |  |  |  |  |
| t <sub>H</sub>  | 0.25           |      | 0.25           |      | 0.25           |      | ns   |  |  |  |  |  |
| t <sub>CO</sub>   |                | 0.28 |                | 0.32 |                | 0.33 | ns   |  |  |  |  |  |
| t <sub>LUT</sub>  |                | 0.80 |                | 0.95 |                | 1.13 | ns   |  |  |  |  |  |