E·XFL

Altera - EP20K160ETC144-2X Datasheet



Welcome to <u>E-XFL.COM</u>

Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Active
Number of LABs/CLBs	640
Number of Logic Elements/Cells	-
Total RAM Bits	-
Number of I/O	88
Number of Gates	-
Voltage - Supply	$1.71V \sim 1.89V$
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	144-LQFP
Supplier Device Package	144-TQFP (20x20)
Purchase URL	https://www.e-xfl.com/pro/item?MUrl=&PartUrl=ep20k160etc144-2x

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Windows-based PCs, Sun SPARCstations, and HP 9000 Series 700/800 workstations

- Altera MegaCore[®] functions and Altera Megafunction Partners Program (AMPPSM) megafunctions
- NativeLink[™] integration with popular synthesis, simulation, and timing analysis tools
- Quartus II SignalTap[®] embedded logic analyzer simplifies in-system design evaluation by giving access to internal nodes during device operation
- Supports popular revision-control software packages including PVCS, Revision Control System (RCS), and Source Code Control System (SCCS)

 Table 4. APEX 20K QFP, BGA & PGA Package Options & I/O Count
 Notes (1), (2)

Device	144-Pin TQFP	208-Pin PQFP RQFP	240-Pin PQFP RQFP	356-Pin BGA	652-Pin BGA	655-Pin PGA
EP20K30E	92	125				
EP20K60E	92	148	151	196		
EP20K100	101	159	189	252		
EP20K100E	92	151	183	246		
EP20K160E	88	143	175	271		
EP20K200		144	174	277		
EP20K200E		136	168	271	376	
EP20K300E			152		408	
EP20K400					502	502
EP20K400E					488	
EP20K600E					488	
EP20K1000E					488	
EP20K1500E					488	

All APEX 20K devices are reconfigurable and are 100% tested prior to shipment. As a result, test vectors do not have to be generated for fault coverage purposes. Instead, the designer can focus on simulation and design verification. In addition, the designer does not need to manage inventories of different application-specific integrated circuit (ASIC) designs; APEX 20K devices can be configured on the board for the specific functionality required.

APEX 20K devices are configured at system power-up with data stored in an Altera serial configuration device or provided by a system controller. Altera offers in-system programmability (ISP)-capable EPC1, EPC2, and EPC16 configuration devices, which configure APEX 20K devices via a serial data stream. Moreover, APEX 20K devices contain an optimized interface that permits microprocessors to configure APEX 20K devices serially or in parallel, and synchronously or asynchronously. The interface also enables microprocessors to treat APEX 20K devices as memory and configure the device by writing to a virtual memory location, making reconfiguration easy.

After an APEX 20K device has been configured, it can be reconfigured in-circuit by resetting the device and loading new data. Real-time changes can be made during system operation, enabling innovative reconfigurable computing applications.

APEX 20K devices are supported by the Altera Quartus II development system, a single, integrated package that offers HDL and schematic design entry, compilation and logic synthesis, full simulation and worst-case timing analysis, SignalTap logic analysis, and device configuration. The Quartus II software runs on Windows-based PCs, Sun SPARCstations, and HP 9000 Series 700/800 workstations.

The Quartus II software provides NativeLink interfaces to other industrystandard PC- and UNIX workstation-based EDA tools. For example, designers can invoke the Quartus II software from within third-party design tools. Further, the Quartus II software contains built-in optimized synthesis libraries; synthesis tools can use these libraries to optimize designs for APEX 20K devices. For example, the Synopsys Design Compiler library, supplied with the Quartus II development system, includes DesignWare functions optimized for the APEX 20K architecture. APEX 20K devices provide two dedicated clock pins and four dedicated input pins that drive register control inputs. These signals ensure efficient distribution of high-speed, low-skew control signals. These signals use dedicated routing channels to provide short delays and low skews. Four of the dedicated inputs drive four global signals. These four global signals can also be driven by internal logic, providing an ideal solution for a clock divider or internally generated asynchronous clear signals with high fan-out. The dedicated clock pins featured on the APEX 20K devices can also feed logic. The devices also feature ClockLock and ClockBoost clock management circuitry. APEX 20KE devices provide two additional dedicated clock pins, for a total of four dedicated clock pins.

MegaLAB Structure

APEX 20K devices are constructed from a series of MegaLABTM structures. Each MegaLAB structure contains a group of logic array blocks (LABs), one ESB, and a MegaLAB interconnect, which routes signals within the MegaLAB structure. The EP20K30E device has 10 LABs, EP20K60E through EP20K600E devices have 16 LABs, and the EP20K1000E and EP20K1500E devices have 24 LABs. Signals are routed between MegaLAB structures and I/O pins via the FastTrack Interconnect. In addition, edge LABs can be driven by I/O pins through the local interconnect. Figure 2 shows the MegaLAB structure.





Normal Mode

The normal mode is suitable for general logic applications, combinatorial functions, or wide decoding functions that can take advantage of a cascade chain. In normal mode, four data inputs from the LAB local interconnect and the carry-in are inputs to a four-input LUT. The Quartus II software Compiler automatically selects the carry-in or the DATA3 signal as one of the inputs to the LUT. The LUT output can be combined with the cascade-in signal to form a cascade chain through the cascade-out signal. LEs in normal mode support packed registers.

Arithmetic Mode

The arithmetic mode is ideal for implementing adders, accumulators, and comparators. An LE in arithmetic mode uses two 3-input LUTs. One LUT computes a three-input function; the other generates a carry output. As shown in Figure 8, the first LUT uses the carry-in signal and two data inputs from the LAB local interconnect to generate a combinatorial or registered output. For example, when implementing an adder, this output is the sum of three signals: DATA1, DATA2, and carry-in. The second LUT uses the same three signals to generate a carry-out signal, thereby creating a carry chain. The arithmetic mode also supports simultaneous use of the cascade chain. LEs in arithmetic mode can drive out registered and unregistered versions of the LUT output.

The Quartus II software implements parameterized functions that use the arithmetic mode automatically where appropriate; the designer does not need to specify how the carry chain will be used.

Counter Mode

The counter mode offers clock enable, counter enable, synchronous up/down control, synchronous clear, and synchronous load options. The counter enable and synchronous up/down control signals are generated from the data inputs of the LAB local interconnect. The synchronous clear and synchronous load options are LAB-wide signals that affect all registers in the LAB. Consequently, if any of the LEs in an LAB use the counter mode, other LEs in that LAB must be used as part of the same counter or be used for a combinatorial function. The Quartus II software automatically places any registers that are not used by the counter into other LABs.

Figure 13. Product-Term Logic in ESB



Note to Figure 13:

(1) APEX 20KE devices have four dedicated clocks.

Macrocells

APEX 20K macrocells can be configured individually for either sequential or combinatorial logic operation. The macrocell consists of three functional blocks: the logic array, the product-term select matrix, and the programmable register.

Combinatorial logic is implemented in the product terms. The productterm select matrix allocates these product terms for use as either primary logic inputs (to the OR and XOR gates) to implement combinatorial functions, or as parallel expanders to be used to increase the logic available to another macrocell. One product term can be inverted; the Quartus II software uses this feature to perform DeMorgan's inversion for more efficient implementation of wide OR functions. The Quartus II software Compiler can use a NOT-gate push-back technique to emulate an asynchronous preset. Figure 14 shows the APEX 20K macrocell. The programmable register also supports an asynchronous clear function. Within the ESB, two asynchronous clears are generated from global signals and the local interconnect. Each macrocell can either choose between the two asynchronous clear signals or choose to not be cleared. Either of the two clear signals can be inverted within the ESB. Figure 15 shows the ESB control logic when implementing product-terms.



Figure 15. ESB Product-Term Mode Control Logic

(1) APEX 20KE devices have four dedicated clocks.

Parallel Expanders

Parallel expanders are unused product terms that can be allocated to a neighboring macrocell to implement fast, complex logic functions. Parallel expanders allow up to 32 product terms to feed the macrocell OR logic directly, with two product terms provided by the macrocell and 30 parallel expanders provided by the neighboring macrocells in the ESB.

The Quartus II software Compiler can allocate up to 15 sets of up to two parallel expanders per set to the macrocells automatically. Each set of two parallel expanders incurs a small, incremental timing delay. Figure 16 shows the APEX 20K parallel expanders.

Advanced I/O Standard Support

APEX 20KE IOEs support the following I/O standards: LVTTL, LVCMOS, 1.8-V I/O, 2.5-V I/O, 3.3-V PCI, PCI-X, 3.3-V AGP, LVDS, LVPECL, GTL+, CTT, HSTL Class I, SSTL-3 Class I and II, and SSTL-2 Class I and II.



For more information on I/O standards supported by APEX 20KE devices, see *Application Note* 117 (*Using Selectable I/O Standards in Altera Devices*).

The APEX 20KE device contains eight I/O banks. In QFP packages, the banks are linked to form four I/O banks. The I/O banks directly support all standards except LVDS and LVPECL. All I/O banks can support LVDS and LVPECL with the addition of external resistors. In addition, one block within a bank contains circuitry to support high-speed True-LVDS and LVPECL inputs, and another block within a particular bank supports high-speed True-LVDS and LVPECL outputs. The LVDS blocks support all of the I/O standards. Each I/O bank has its own VCCIO pins. A single device can support 1.8-V, 2.5-V, and 3.3-V interfaces; each bank can support a different standard independently. Each bank can also use a separate V_{REF} level so that each bank can support any of the terminated standards (such as SSTL-3) independently. Within a bank, any one of the terminated standards can be supported. EP20K300E and larger APEX 20KE devices support the LVDS interface for data pins (smaller devices support LVDS clock pins, but not data pins). All EP20K300E and larger devices support the LVDS interface for data pins up to 155 Mbit per channel; EP20K400E devices and larger with an X-suffix on the ordering code add a serializer/deserializer circuit and PLL for higher-speed support.

Each bank can support multiple standards with the same VCCIO for output pins. Each bank can support one voltage-referenced I/O standard, but it can support multiple I/O standards with the same VCCIO voltage level. For example, when VCCIO is 3.3 V, a bank can support LVTTL, LVCMOS, 3.3-V PCI, and SSTL-3 for inputs and outputs.

When the LVDS banks are not used as LVDS I/O banks, they support all of the other I/O standards. Figure 29 shows the arrangement of the APEX 20KE I/O banks.

APEX 20KE devices also support the MultiVolt I/O interface feature. The APEX 20KE VCCINT pins must always be connected to a 1.8-V power supply. With a 1.8-V V_{CCINT} level, input pins are 1.8-V, 2.5-V, and 3.3-V tolerant. The VCCIO pins can be connected to either a 1.8-V, 2.5-V, or 3.3-V power supply, depending on the I/O standard requirements. When the VCCIO pins are connected to a 1.8-V power supply, the output levels are compatible with 1.8-V systems. When VCCIO pins are connected to a 2.5-V power supply, the output levels are compatible with 2.5-V systems. When VCCIO pins are connected to a 3.3-V power supply, the output levels are sometime with 2.5-V systems. When VCCIO pins are connected to a 3.3-V power supply, the output high is 3.3 V and compatible with 3.3-V or 5.0-V systems. An APEX 20KE device is 5.0-V tolerant with the addition of a resistor.

Table 13 summarizes APEX 20KE MultiVolt I/O support.

Table 13. APEX 20KE MultiVolt I/O Support Note (1)								
V _{CCIO} (V)	Input Signals (V)					Output S	ignals (V)	
	1.8	2.5	3.3	5.0	1.8	2.5	3.3	5.0
1.8	\checkmark	\checkmark	\checkmark		\checkmark			
2.5	\checkmark	\checkmark	>			\checkmark		
3.3	\checkmark	\checkmark	\checkmark	(2)			✓(3)	

Notes to Table 13:

 The PCI clamping diode must be disabled to drive an input with voltages higher than V_{CCIO}, except for the 5.0-V input case.

(2) An APEX 20KE device can be made 5.0-V tolerant with the addition of an external resistor. You also need a PCI clamp and series resistor.

(3) When V_{CCIO} = 3.3 V, an APEX 20KE device can drive a 2.5-V device with 3.3-V tolerant inputs.

ClockLock & ClockBoost Features

APEX 20K devices support the ClockLock and ClockBoost clock management features, which are implemented with PLLs. The ClockLock circuitry uses a synchronizing PLL that reduces the clock delay and skew within a device. This reduction minimizes clock-to-output and setup times while maintaining zero hold times. The ClockBoost circuitry, which provides a clock multiplier, allows the designer to enhance device area efficiency by sharing resources within the device. The ClockBoost circuitry allows the designer to distribute a low-speed clock and multiply that clock on-device. APEX 20K devices include a high-speed clock tree; unlike ASICs, the user does not have to design and optimize the clock tree. The ClockLock and ClockBoost features work in conjunction with the APEX 20K device's high-speed clock to provide significant improvements in system performance and band-width. Devices with an X-suffix on the ordering code include the ClockLock circuit.

The ClockLock and ClockBoost features in APEX 20K devices are enabled through the Quartus II software. External devices are not required to use these features.



Figure 30. Specifications for the Incoming & Generated Clocks Note (1)

Note to Figure 30:

(1) The tI parameter refers to the nominal input clock period; the tO parameter refers to the nominal output clock period.

Table 15 summarizes the APEX 20K ClockLock and ClockBoost parameters for -1 speed-grade devices.

Table 15. APEX 20K ClockLock & ClockBoost Parameters for -1 Speed-Grade Devices (Part 1 of 2)								
Symbol	Parameter	Min	Max	Unit				
f _{OUT}	Output frequency	25	180	MHz				
f _{CLK1} <i>(1)</i>	Input clock frequency (ClockBoost clock multiplication factor equals 1)	25	180 (1)	MHz				
f _{CLK2}	Input clock frequency (ClockBoost clock multiplication factor equals 2)	16	90	MHz				
f _{CLK4}	Input clock frequency (ClockBoost clock multiplication factor equals 4)	10	48	MHz				
t _{outduty}	Duty cycle for ClockLock/ClockBoost-generated clock	40	60	%				
f _{CLKDEV}	Input deviation from user specification in the Quartus II software (ClockBoost clock multiplication factor equals 1) (2)		25,000 (3)	PPM				
t _R	Input rise time		5	ns				
t _F	Input fall time		5	ns				
t _{LOCK}	Time required for ClockLock/ClockBoost to acquire lock (4)		10	μs				

٦

Table 15. APEX 20K ClockLock & ClockBoost Parameters for -1 Speed-Grade Devices (Part 2 of 2)							
Symbol	Parameter	Min	Max	Unit			
t _{SKEW}	Skew delay between related ClockLock/ClockBoost-generated clocks		500	ps			
t _{JITTER}	Jitter on ClockLock/ClockBoost-generated clock (5)		200	ps			
t _{INCLKSTB}	Input clock stability (measured between adjacent clocks)		50	ps			

Notes to Table 15:

- (1) The PLL input frequency range for the EP20K100-1X device for 1x multiplication is 25 MHz to 175 MHz.
- (2) All input clock specifications must be met. The PLL may not lock onto an incoming clock if the clock specifications are not met, creating an erroneous clock within the device.
- (3) During device configuration, the ClockLock and ClockBoost circuitry is configured first. If the incoming clock is supplied during configuration, the ClockLock and ClockBoost circuitry locks during configuration, because the lock time is less than the configuration time.
- (4) The jitter specification is measured under long-term observation.
- (5) If the input clock stability is 100 ps, t_{JITTER} is 250 ps.

Table 16 summarizes the APEX 20K ClockLock and ClockBoost parameters for -2 speed grade devices.

Symbol	Parameter	Min	Max	Unit
f _{OUT}	Output frequency	25	170	MHz
f _{CLK1}	Input clock frequency (ClockBoost clock multiplication factor equals 1)	25	170	MHz
f _{CLK2}	Input clock frequency (ClockBoost clock multiplication factor equals 2)	16	80	MHz
f _{CLK4}	Input clock frequency (ClockBoost clock multiplication factor equals 4)		34	MHz
t _{OUTDUTY}	Duty cycle for ClockLock/ClockBoost-generated clock	40	60	%
f _{CLKDEV}	Input deviation from user specification in the Quartus II software (ClockBoost clock multiplication factor equals one) (1)		25,000 (2)	PPM
t _R	Input rise time		5	ns
t _F	Input fall time		5	ns
t _{LOCK}	Time required for ClockLock/ ClockBoost to acquire lock (3)		10	μs
t _{SKEW}	Skew delay between related ClockLock/ ClockBoost- generated clock	500	500	ps
t _{JITTER}	Jitter on ClockLock/ ClockBoost-generated clock (4)		200	ps
t _{INCLKSTB}	Input clock stability (measured between adjacent clocks)		50	ps

Table 16. APEX 20K ClockLock & ClockBoost Parameters for -2 Speed Grade Devices



Figure 32. APEX 20K AC Test Conditions Note (1)

Note to Figure 32:

Power supply transients can affect AC measurements. Simultaneous transitions of (1) multiple outputs should be avoided for accurate measurement. Threshold tests must not be performed under AC conditions. Large-amplitude, fast-groundcurrent transients normally occur as the device outputs discharge the load capacitances. When these transients flow through the parasitic inductance between the device ground pin and the test system ground, significant reductions in observable noise immunity can result.

Operating **Conditions**

Tables 23 through 26 provide information on absolute maximum ratings, recommended operating conditions, DC operating conditions, and capacitance for 2.5-V APEX 20K devices.

Symbol	Parameter	Conditions	Min	Max	Unit				
V _{CCINT}	Supply voltage	With respect to ground (3)	-0.5	3.6	V				
V _{CCIO}			-0.5	4.6	V				
VI	DC input voltage		-2.0	5.75	V				
I _{OUT}	DC output current, per pin		-25	25	mA				
T _{STG}	Storage temperature	No bias	-65	150	°C				
T _{AMB}	Ambient temperature	Under bias	-65	135	°C				
Τ _J	Junction temperature	PQFP, RQFP, TQFP, and BGA packages, under bias		135	°C				
		Ceramic PGA packages, under bias		150	°C				

Table 23. APEX 20K 5.0-V Tolerant Device Absolute Maximum Ratings	Notes (1), (2)
---	----------------

Table 2	Table 26. APEX 20K 5.0-V Tolerant Device Capacitance Notes (2), (14)								
Symbol	Parameter	Conditions	Min	Max	Unit				
C _{IN}	Input capacitance	V _{IN} = 0 V, f = 1.0 MHz		8	pF				
CINCLK	Input capacitance on dedicated clock pin	V _{IN} = 0 V, f = 1.0 MHz		12	pF				
C _{OUT}	Output capacitance	V _{OUT} = 0 V, f = 1.0 MHz		8	pF				

Notes to Tables 23 through 26:

- (1) See the Operating Requirements for Altera Devices Data Sheet.
- All APEX 20K devices are 5.0-V tolerant. (2)
- (3) Minimum DC input is -0.5 V. During transitions, the inputs may undershoot to -2.0 V or overshoot to 5.75 V for input currents less than 100 mA and periods shorter than 20 ns.
- Numbers in parentheses are for industrial-temperature-range devices. (4)
- Maximum V_{CC} rise time is 100 ms, and V_{CC} must rise monotonically. (5)
- All pins, including dedicated inputs, clock I/O, and JTAG pins, may be driven before V_{CCINT} and V_{CCIO} are (6) powered.
- (7)Typical values are for $T_A = 25^{\circ}$ C, $V_{CCINT} = 2.5$ V, and $V_{CCIO} = 2.5$ or 3.3 V.
- These values are specified in the APEX 20K device recommended operating conditions, shown in Table 26 on (8)page 62.
- (9) The APEX 20K input buffers are compatible with 2.5-V and 3.3-V (LVTTL and LVCMOS) signals. Additionally, the input buffers are 3.3-V PCI compliant when V_{CCIO} and V_{CCINT} meet the relationship shown in Figure 33 on page 68.
- (10) The I_{OH} parameter refers to high-level TTL, PCI or CMOS output current.
- (11) The I_{OL} parameter refers to low-level TTL, PCI, or CMOS output current. This parameter applies to open-drain pins as well as output pins.
- (12) This value is specified for normal device operation. The value may vary during power-up.
- (13) Pin pull-up resistance values will be lower if an external source drives the pin higher than V_{CCIO} .
- (14) Capacitance is sample-tested only.

Tables 27 through 30 provide information on absolute maximum ratings, recommended operating conditions, DC operating conditions, and capacitance for 1.8-V APEX 20KE devices.

Table 2	Table 27. APEX 20KE Device Absolute Maximum Ratings Note (1)								
Symbol	Parameter	Conditions	Min	Max	Unit				
V _{CCINT}	Supply voltage	With respect to ground (2)	-0.5	2.5	V				
V _{CCIO}			-0.5	4.6	V				
VI	DC input voltage		-0.5	4.6	V				
I _{OUT}	DC output current, per pin		-25	25	mA				
T _{STG}	Storage temperature	No bias	-65	150	°C				
T _{AMB}	Ambient temperature	Under bias	-65	135	°C				
Τ _J	Junction temperature	PQFP, RQFP, TQFP, and BGA packages, under bias		135	°C				
		Ceramic PGA packages, under bias		150	°C				

Table 2	Table 29. APEX 20KE Device DC Operating ConditionsNotes (7), (8), (9)								
Symbol	Parameter	Conditions	Min	Тур	Max	Unit			
V _{IH}	High-level LVTTL, CMOS, or 3.3-V PCI input voltage		1.7, 0.5 × V _{CCIO} (10)		4.1	V			
V _{IL}	Low-level LVTTL, CMOS, or 3.3-V PCI input voltage		-0.5		0.8, 0.3 × V _{CCIO} (10)	V			
V _{OH}	3.3-V high-level LVTTL output voltage	I _{OH} = -12 mA DC, V _{CCIO} = 3.00 V (11)	2.4			V			
	3.3-V high-level LVCMOS output voltage	I _{OH} = -0.1 mA DC, V _{CCIO} = 3.00 V (11)	V _{CCIO} – 0.2			V			
	3.3-V high-level PCI output voltage	I _{OH} = -0.5 mA DC, V _{CCIO} = 3.00 to 3.60 V (11)	$0.9 imes V_{CCIO}$			V			
	2.5-V high-level output voltage	I _{OH} = -0.1 mA DC, V _{CCIO} = 2.30 V (11)	2.1			V			
		I _{OH} = -1 mA DC, V _{CCIO} = 2.30 V (11)	2.0			V			
		I _{OH} = -2 mA DC, V _{CCIO} = 2.30 V (11)	1.7			V			
V _{OL}	3.3-V low-level LVTTL output voltage	I _{OL} = 12 mA DC, V _{CCIO} = 3.00 V <i>(12)</i>			0.4	V			
	3.3-V low-level LVCMOS output voltage	I _{OL} = 0.1 mA DC, V _{CCIO} = 3.00 V <i>(12)</i>			0.2	V			
	3.3-V low-level PCI output voltage	I_{OL} = 1.5 mA DC, V _{CCIO} = 3.00 to 3.60 V (12)			0.1 × V _{CCIO}	V			
	2.5-V low-level output voltage	I _{OL} = 0.1 mA DC, V _{CCIO} = 2.30 V (<i>12</i>)			0.2	V			
		I _{OL} = 1 mA DC, V _{CCIO} = 2.30 V <i>(12)</i>			0.4	V			
		I _{OL} = 2 mA DC, V _{CCIO} = 2.30 V <i>(12)</i>			0.7	V			
I _I	Input pin leakage current	V ₁ = 4.1 to -0.5 V (13)	-10		10	μΑ			
I _{OZ}	Tri-stated I/O pin leakage current	V _O = 4.1 to -0.5 V (13)	-10		10	μA			
I _{CC0}	V _{CC} supply current (standby) (All ESBs in power-down mode)	V _I = ground, no load, no toggling inputs, -1 speed grade		10		mA			
		V ₁ = ground, no load, no toggling inputs, -2, -3 speed grades		5		mA			
R _{CONF}	Value of I/O pin pull-up resistor	V _{CCIO} = 3.0 V (14)	20		50	kΩ			
	before and during configuration	V _{CCIO} = 2.375 V (14)	30		80	kΩ			
		V _{CCIO} = 1.71 V (14)	60		150	kΩ			



Figure 34 shows the typical output drive characteristics of APEX 20K devices with 3.3-V and 2.5-V V_{CCIO}. The output driver is compatible with the 3.3-V *PCI Local Bus Specification, Revision 2.2* (when VCCIO pins are connected to 3.3 V). 5-V tolerant APEX 20K devices in the -1 speed grade are 5-V PCI compliant over all operating conditions.







Altera Corporation

Notes to Tables 43 through 48:

- (1) This parameter is measured without using ClockLock or ClockBoost circuits.
- (2) This parameter is measured using ClockLock or ClockBoost circuits.

Tables 49 through 54 describe f_{MAX} LE Timing Microparameters, f_{MAX} ESB Timing Microparameters, f_{MAX} Routing Delays, Minimum Pulse Width Timing Parameters, External Timing Parameters, and External Bidirectional Timing Parameters for EP20K30E APEX 20KE devices.

Table 49. EP20K30E f _{MAX} LE Timing Microparameters									
Symbol	nbol -1		mbol -1 -2		-	Unit			
	Min	Max	Min	Max	Min	Max			
t _{SU}	0.01		0.02		0.02		ns		
t _H	0.11		0.16		0.23		ns		
t _{CO}		0.32		0.45		0.67	ns		
t _{LUT}		0.85		1.20		1.77	ns		

Table 52. EP20K30E Minimum Pulse Width Timing Parameters										
Symbol		1	-	2	-3		Unit			
	Min	Max	Min	Мах	Min	Max				
t _{CH}	0.55		0.78		1.15		ns			
t _{CL}	0.55		0.78		1.15		ns			
t _{CLRP}	0.22		0.31		0.46		ns			
t _{PREP}	0.22		0.31		0.46		ns			
t _{ESBCH}	0.55		0.78		1.15		ns			
t _{ESBCL}	0.55		0.78		1.15		ns			
t _{ESBWP}	1.43		2.01		2.97		ns			
t _{ESBRP}	1.15		1.62		2.39		ns			

Table 53. EP20K30E External Timing Parameters										
Symbol	-1			-2	-3	-3 Uni				
	Min	Max	Min	Max	Min	Max				
t _{INSU}	2.02		2.13		2.24		ns			
t _{INH}	0.00		0.00		0.00		ns			
t _{outco}	2.00	4.88	2.00	5.36	2.00	5.88	ns			
t _{INSUPLL}	2.11		2.23		-		ns			
t _{INHPLL}	0.00		0.00		-		ns			
t _{outcopll}	0.50	2.60	0.50	2.88	-	-	ns			

Table 54. EP20K30E External Bidirectional Timing Parameters										
Symbol	-1		-	2	-	Unit				
	Min	Max	Min	Max	Min	Max				
t _{insubidir}	1.85		1.77		1.54		ns			
t _{inhbidir}	0.00		0.00		0.00		ns			
t _{outcobidir}	2.00	4.88	2.00	5.36	2.00	5.88	ns			
t _{XZBIDIR}		7.48		8.46		9.83	ns			
t _{ZXBIDIR}		7.48		8.46		9.83	ns			
t _{insubidirpll}	4.12		4.24		-		ns			
t _{inhbidirpll}	0.00		0.00		-		ns			
t _{outcobidirpll}	0.50	2.60	0.50	2.88	-	-	ns			
t _{xzbidirpll}		5.21		5.99		-	ns			
t _{ZXBIDIRPLL}		5.21		5.99		-	ns			

Tables 55 through 60 describe f_{MAX} LE Timing Microparameters, f_{MAX} ESB Timing Microparameters, f_{MAX} Routing Delays, Minimum Pulse Width Timing Parameters, External Timing Parameters, and External Bidirectional Timing Parameters for EP20K60E APEX 20KE devices.

Table 55. EP20K60E f _{MAX} LE Timing Microparameters										
Symbol		-1		-2 -		.3	Unit			
	Min	Max	Min	Max	Min	Max				
t _{SU}	0.17		0.15		0.16		ns			
t _H	0.32		0.33		0.39		ns			
t _{CO}		0.29		0.40		0.60	ns			
t _{LUT}		0.77		1.07		1.59	ns			

Table 56. EP20K	Table 56. EP20K60E f _{MAX} ESB Timing Microparameters										
Symbol	-	·1		-2		-3					
	Min	Max	Min	Мах	Min	Max					
t _{ESBARC}		1.83		2.57		3.79	ns				
t _{ESBSRC}		2.46		3.26		4.61	ns				
t _{ESBAWC}		3.50		4.90		7.23	ns				
t _{ESBSWC}		3.77		4.90		6.79	ns				
t _{ESBWASU}	1.59		2.23		3.29		ns				
t _{ESBWAH}	0.00		0.00		0.00		ns				
t _{ESBWDSU}	1.75		2.46		3.62		ns				
t _{ESBWDH}	0.00		0.00		0.00		ns				
t _{ESBRASU}	1.76		2.47		3.64		ns				
t _{ESBRAH}	0.00		0.00		0.00		ns				
t _{ESBWESU}	1.68		2.49		3.87		ns				
t _{ESBWEH}	0.00		0.00		0.00		ns				
t _{ESBDATASU}	0.08		0.43		1.04		ns				
t _{ESBDATAH}	0.13		0.13		0.13		ns				
t _{ESBWADDRSU}	0.29		0.72		1.46		ns				
t _{ESBRADDRSU}	0.36		0.81		1.58		ns				
t _{ESBDATACO1}		1.06		1.24		1.55	ns				
t _{ESBDATACO2}		2.39		3.35		4.94	ns				
t _{ESBDD}		3.50		4.90		7.23	ns				
t _{PD}		1.72		2.41		3.56	ns				
t _{PTERMSU}	0.99		1.56		2.55		ns				
t _{PTERMCO}		1.07		1.26		1.08	ns				

Table 60. EP20K60E External Bidirectional Timing Parameters										
Symbol	-1		-:	2	-	3	Unit			
	Min	Max	Min	Max	Min	Max				
t _{insubidir}	2.77		2.91		3.11		ns			
t _{inhbidir}	0.00		0.00		0.00		ns			
t _{outcobidir}	2.00	4.84	2.00	5.31	2.00	5.81	ns			
t _{xzbidir}		6.47		7.44		8.65	ns			
t _{zxbidir}		6.47		7.44		8.65	ns			
t _{insubidirpll}	3.44		3.24		-		ns			
t _{inhbidirpll}	0.00		0.00		-		ns			
t _{outcobidirpll}	0.50	3.37	0.50	3.69	-	-	ns			
t _{xzbidirpll}		5.00		5.82		-	ns			
t _{ZXBIDIRPLL}		5.00		5.82		-	ns			

Tables 61 through 66 describe f_{MAX} LE Timing Microparameters, f_{MAX} ESB Timing Microparameters, f_{MAX} Routing Delays, Minimum Pulse Width Timing Parameters, External Timing Parameters, and External Bidirectional Timing Parameters for EP20K100E APEX 20KE devices.

Table 61. EP20K100E f _{MAX} LE Timing Microparameters										
Symbol	-1 -2 -3		3	Unit						
	Min	Max	Min	Max	Min	Max				
t _{SU}	0.25		0.25		0.25		ns			
t _H	0.25		0.25		0.25		ns			
t _{CO}		0.28		0.28		0.34	ns			
t _{LUT}		0.80		0.95		1.13	ns			

APEX 20K Programmable Logic Device Family Data Sheet

Table 87. EP20K400E f _{MAX} Routing Delays										
Symbol	-1 Spe	ed Grade	-2 Spe	ed Grade	-3 Speed Grade		Unit			
	Min	Max	Min	Max	Min	Max				
t _{F1-4}		0.25		0.25		0.26	ns			
t _{F5-20}		1.01		1.12		1.25	ns			
t _{F20+}		3.71		3.92		4.17	ns			

Symbol	-1 Speed Grade		-2 Spee	d Grade	-3 Speed	Unit	
	Min	Max	Min	Max	Min	Max	
t _{CH}	1.36		2.22		2.35		ns
t _{CL}	1.36		2.26		2.35		ns
t _{CLRP}	0.18		0.18		0.19		ns
t _{PREP}	0.18		0.18		0.19		ns
t _{ESBCH}	1.36		2.26		2.35		ns
t _{ESBCL}	1.36		2.26		2.35		ns
t _{ESBWP}	1.17		1.38		1.56		ns
t _{ESBRP}	0.94		1.09		1.25		ns

Table 89. EP20K400E External Timing Parameters										
Symbol	-1 Speed Grade		-2 Spee	ed Grade	-3 Spee	Unit				
	Min	Max	Min	Max	Min	Max				
t _{INSU}	2.51		2.64		2.77		ns			
t _{INH}	0.00		0.00		0.00		ns			
t _{outco}	2.00	5.25	2.00	5.79	2.00	6.32	ns			
t _{insupll}	3.221		3.38		-		ns			
t _{INHPLL}	0.00		0.00		-		ns			
t _{outcopll}	0.50	2.25	0.50	2.45	-	-	ns			

Г