
E·XFL

Altera - EP20K160ETC144-3N Datasheet



Welcome to <u>E-XFL.COM</u>

Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Active
Number of LABs/CLBs	640
Number of Logic Elements/Cells	-
Total RAM Bits	-
Number of I/O	88
Number of Gates	-
Voltage - Supply	1.71V ~ 1.89V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	144-LQFP
Supplier Device Package	144-TQFP (20x20)
Purchase URL	https://www.e-xfl.com/pro/item?MUrl=&PartUrl=ep20k160etc144-3n

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

- Flexible clock management circuitry with up to four phase-locked loops (PLLs)
 - Built-in low-skew clock tree
 - Up to eight global clock signals
 - ClockLock[®] feature reducing clock delay and skew
 - ClockBoost[®] feature providing clock multiplication and division
 - ClockShiftTM programmable clock phase and delay shifting
- Powerful I/O features
 - Compliant with peripheral component interconnect Special Interest Group (PCI SIG) *PCI Local Bus Specification, Revision 2.2* for 3.3-V operation at 33 or 66 MHz and 32 or 64 bits
 - Support for high-speed external memories, including DDR SDRAM and ZBT SRAM (ZBT is a trademark of Integrated Device Technology, Inc.)
 - Bidirectional I/O performance $(t_{CO} + t_{SU})$ up to 250 MHz
 - LVDS performance up to 840 Mbits per channel
 - Direct connection from I/O pins to local interconnect providing fast t_{CO} and t_{SU} times for complex logic
 - MultiVolt I/O interface support to interface with 1.8-V, 2.5-V, 3.3-V, and 5.0-V devices (see Table 3)
 - Programmable clamp to V_{CCIO}
 - Individual tri-state output enable control for each pin
 - Programmable output slew-rate control to reduce switching noise
 - Support for advanced I/O standards, including low-voltage differential signaling (LVDS), LVPECL, PCI-X, AGP, CTT, stubseries terminated logic (SSTL-3 and SSTL-2), Gunning transceiver logic plus (GTL+), and high-speed terminated logic (HSTL Class I)
 - Pull-up on I/O pins before and during configuration
- Advanced interconnect structure
 - Four-level hierarchical FastTrack[®] Interconnect structure providing fast, predictable interconnect delays
 - Dedicated carry chain that implements arithmetic functions such as fast adders, counters, and comparators (automatically used by software tools and megafunctions)
 - Dedicated cascade chain that implements high-speed, high-fan-in logic functions (automatically used by software tools and megafunctions)
 - Interleaved local interconnect allows one LE to drive 29 other LEs through the fast local interconnect
- Advanced packaging options
 - Available in a variety of packages with 144 to 1,020 pins (see Tables 4 through 7)
 - FineLine BGA[®] packages maximize board space efficiency
- Advanced software support
 - Software design support and automatic place-and-route provided by the Altera[®] Quartus[®] II development system for

Windows-based PCs, Sun SPARCstations, and HP 9000 Series 700/800 workstations

- Altera MegaCore[®] functions and Altera Megafunction Partners Program (AMPPSM) megafunctions
- NativeLink[™] integration with popular synthesis, simulation, and timing analysis tools
- Quartus II SignalTap[®] embedded logic analyzer simplifies in-system design evaluation by giving access to internal nodes during device operation
- Supports popular revision-control software packages including PVCS, Revision Control System (RCS), and Source Code Control System (SCCS)

 Table 4. APEX 20K QFP, BGA & PGA Package Options & I/O Count
 Notes (1), (2)

Device	144-Pin TQFP	208-Pin PQFP RQFP	240-Pin PQFP RQFP	356-Pin BGA	652-Pin BGA	655-Pin PGA
EP20K30E	92	125				
EP20K60E	92	148	151	196		
EP20K100	101	159	189	252		
EP20K100E	92	151	183	246		
EP20K160E	88	143	175	271		
EP20K200		144	174	277		
EP20K200E		136	168	271	376	
EP20K300E			152		408	
EP20K400					502	502
EP20K400E					488	
EP20K600E					488	
EP20K1000E					488	
EP20K1500E					488	

All APEX 20K devices are reconfigurable and are 100% tested prior to shipment. As a result, test vectors do not have to be generated for fault coverage purposes. Instead, the designer can focus on simulation and design verification. In addition, the designer does not need to manage inventories of different application-specific integrated circuit (ASIC) designs; APEX 20K devices can be configured on the board for the specific functionality required.

APEX 20K devices are configured at system power-up with data stored in an Altera serial configuration device or provided by a system controller. Altera offers in-system programmability (ISP)-capable EPC1, EPC2, and EPC16 configuration devices, which configure APEX 20K devices via a serial data stream. Moreover, APEX 20K devices contain an optimized interface that permits microprocessors to configure APEX 20K devices serially or in parallel, and synchronously or asynchronously. The interface also enables microprocessors to treat APEX 20K devices as memory and configure the device by writing to a virtual memory location, making reconfiguration easy.

After an APEX 20K device has been configured, it can be reconfigured in-circuit by resetting the device and loading new data. Real-time changes can be made during system operation, enabling innovative reconfigurable computing applications.

APEX 20K devices are supported by the Altera Quartus II development system, a single, integrated package that offers HDL and schematic design entry, compilation and logic synthesis, full simulation and worst-case timing analysis, SignalTap logic analysis, and device configuration. The Quartus II software runs on Windows-based PCs, Sun SPARCstations, and HP 9000 Series 700/800 workstations.

The Quartus II software provides NativeLink interfaces to other industrystandard PC- and UNIX workstation-based EDA tools. For example, designers can invoke the Quartus II software from within third-party design tools. Further, the Quartus II software contains built-in optimized synthesis libraries; synthesis tools can use these libraries to optimize designs for APEX 20K devices. For example, the Synopsys Design Compiler library, supplied with the Quartus II development system, includes DesignWare functions optimized for the APEX 20K architecture.

Normal Mode

The normal mode is suitable for general logic applications, combinatorial functions, or wide decoding functions that can take advantage of a cascade chain. In normal mode, four data inputs from the LAB local interconnect and the carry-in are inputs to a four-input LUT. The Quartus II software Compiler automatically selects the carry-in or the DATA3 signal as one of the inputs to the LUT. The LUT output can be combined with the cascade-in signal to form a cascade chain through the cascade-out signal. LEs in normal mode support packed registers.


Arithmetic Mode

The arithmetic mode is ideal for implementing adders, accumulators, and comparators. An LE in arithmetic mode uses two 3-input LUTs. One LUT computes a three-input function; the other generates a carry output. As shown in Figure 8, the first LUT uses the carry-in signal and two data inputs from the LAB local interconnect to generate a combinatorial or registered output. For example, when implementing an adder, this output is the sum of three signals: DATA1, DATA2, and carry-in. The second LUT uses the same three signals to generate a carry-out signal, thereby creating a carry chain. The arithmetic mode also supports simultaneous use of the cascade chain. LEs in arithmetic mode can drive out registered and unregistered versions of the LUT output.

The Quartus II software implements parameterized functions that use the arithmetic mode automatically where appropriate; the designer does not need to specify how the carry chain will be used.

Counter Mode

The counter mode offers clock enable, counter enable, synchronous up/down control, synchronous clear, and synchronous load options. The counter enable and synchronous up/down control signals are generated from the data inputs of the LAB local interconnect. The synchronous clear and synchronous load options are LAB-wide signals that affect all registers in the LAB. Consequently, if any of the LEs in an LAB use the counter mode, other LEs in that LAB must be used as part of the same counter or be used for a combinatorial function. The Quartus II software automatically places any registers that are not used by the counter into other LABs.






A row line can be driven directly by LEs, IOEs, or ESBs in that row. Further, a column line can drive a row line, allowing an LE, IOE, or ESB to drive elements in a different row via the column and row interconnect. The row interconnect drives the MegaLAB interconnect to drive LEs, IOEs, or ESBs in a particular MegaLAB structure.

A column line can be directly driven by LEs, IOEs, or ESBs in that column. A column line on a device's left or right edge can also be driven by row IOEs. The column line is used to route signals from one row to another. A column line can drive a row line; it can also drive the MegaLAB interconnect directly, allowing faster connections between rows.

Figure 10 shows how the FastTrack Interconnect uses the local interconnect to drive LEs within MegaLAB structures.

Figure 13. Product-Term Logic in ESB



Note to Figure 13:

(1) APEX 20KE devices have four dedicated clocks.

Macrocells

APEX 20K macrocells can be configured individually for either sequential or combinatorial logic operation. The macrocell consists of three functional blocks: the logic array, the product-term select matrix, and the programmable register.

Combinatorial logic is implemented in the product terms. The productterm select matrix allocates these product terms for use as either primary logic inputs (to the OR and XOR gates) to implement combinatorial functions, or as parallel expanders to be used to increase the logic available to another macrocell. One product term can be inverted; the Quartus II software uses this feature to perform DeMorgan's inversion for more efficient implementation of wide OR functions. The Quartus II software Compiler can use a NOT-gate push-back technique to emulate an asynchronous preset. Figure 14 shows the APEX 20K macrocell. ESBs can implement synchronous RAM, which is easier to use than asynchronous RAM. A circuit using asynchronous RAM must generate the RAM write enable (WE) signal, while ensuring that its data and address signals meet setup and hold time specifications relative to the WE signal. In contrast, the ESB's synchronous RAM generates its own WE signal and is self-timed with respect to the global clock. Circuits using the ESB's selftimed RAM must only meet the setup and hold time specifications of the global clock.

ESB inputs are driven by the adjacent local interconnect, which in turn can be driven by the MegaLAB or FastTrack Interconnect. Because the ESB can be driven by the local interconnect, an adjacent LE can drive it directly for fast memory access. ESB outputs drive the MegaLAB and FastTrack Interconnect. In addition, ten ESB outputs, nine of which are unique output lines, drive the local interconnect for fast connection to adjacent LEs or for fast feedback product-term logic.

When implementing memory, each ESB can be configured in any of the following sizes: 128×16 , 256×8 , 512×4 , $1,024 \times 2$, or $2,048 \times 1$. By combining multiple ESBs, the Quartus II software implements larger memory blocks automatically. For example, two 128×16 RAM blocks can be combined to form a 128×32 RAM block, and two 512×4 RAM blocks can be combined to form a 512×8 RAM block. Memory performance does not degrade for memory blocks up to 2,048 words deep. Each ESB can implement a 2,048-word-deep memory; the ESBs are used in parallel, eliminating the need for any external control logic and its associated delays.

To create a high-speed memory block that is more than 2,048 words deep, ESBs drive tri-state lines. Each tri-state line connects all ESBs in a column of MegaLAB structures, and drives the MegaLAB interconnect and row and column FastTrack Interconnect throughout the column. Each ESB incorporates a programmable decoder to activate the tri-state driver appropriately. For instance, to implement 8,192-word-deep memory, four ESBs are used. Eleven address lines drive the ESB memory, and two more drive the tri-state decoder. Depending on which 2,048-word memory page is selected, the appropriate ESB driver is turned on, driving the output to the tri-state line. The Quartus II software automatically combines ESBs with tri-state lines to form deeper memory blocks. The internal tri-state control logic is designed to avoid internal contention and floating lines. See Figure 18.

Input/Output Clock Mode

The input/output clock mode contains two clocks. One clock controls all registers for inputs into the ESB: data input, WE, RE, read address, and write address. The other clock controls the ESB data output registers. The ESB also supports clock enable and asynchronous clear signals; these signals also control the reading and writing of registers independently. Input/output clock mode is commonly used for applications where the reads and writes occur at the same system frequency, but require different clock enable signals for the input and output registers. Figure 21 shows the ESB in input/output clock mode.




Figure 21. ESB in Input/Output Clock Mode

Notes to Figure 21:

All registers can be cleared asynchronously by ESB local interconnect signals, global signals, or the chip-wide reset. (1)APEX 20KE devices have four dedicated clocks. (2)

Single-Port Mode

The APEX 20K ESB also supports a single-port mode, which is used when simultaneous reads and writes are not required. See Figure 22.

Altera Corporation

Implementing Logic in ROM

In addition to implementing logic with product terms, the ESB can implement logic functions when it is programmed with a read-only pattern during configuration, creating a large LUT. With LUTs, combinatorial functions are implemented by looking up the results, rather than by computing them. This implementation of combinatorial functions can be faster than using algorithms implemented in general logic, a performance advantage that is further enhanced by the fast access times of ESBs. The large capacity of ESBs enables designers to implement complex functions in one logic level without the routing delays associated with linked LEs or distributed RAM blocks. Parameterized functions such as LPM functions can take advantage of the ESB automatically. Further, the Quartus II software can implement portions of a design with ESBs where appropriate.

Programmable Speed/Power Control

APEX 20K ESBs offer a high-speed mode that supports very fast operation on an ESB-by-ESB basis. When high speed is not required, this feature can be turned off to reduce the ESB's power dissipation by up to 50%. ESBs that run at low power incur a nominal timing delay adder. This Turbo Bit[™] option is available for ESBs that implement product-term logic or memory functions. An ESB that is not used will be powered down so that it does not consume DC current.

Designers can program each ESB in the APEX 20K device for either high-speed or low-power operation. As a result, speed-critical paths in the design can run at high speed, while the remaining paths operate at reduced power.

I/O Structure

The APEX 20K IOE contains a bidirectional I/O buffer and a register that can be used either as an input register for external data requiring fast setup times, or as an output register for data requiring fast clock-to-output performance. IOEs can be used as input, output, or bidirectional pins. For fast bidirectional I/O timing, LE registers using local routing can improve setup times and OE timing. The Quartus II software Compiler uses the programmable inversion option to invert signals from the row and column interconnect automatically where appropriate. Because the APEX 20K IOE offers one output enable per pin, the Quartus II software Compiler can emulate open-drain operation efficiently.

The APEX 20K IOE includes programmable delays that can be activated to ensure zero hold times, minimum clock-to-output times, input IOE register-to-core register transfers, or core-to-output IOE register transfers. A path in which a pin directly drives a register may require the delay to ensure zero hold time, whereas a path in which a pin drives a register through combinatorial logic may not require the delay. Table 10 describes the APEX 20K programmable delays and their logic options in the Quartus II software.

Table 10. APEX 20K Programmabl	e Delay Chains
Programmable Delays	Quartus II Logic Option
Input pin to core delay	Decrease input delay to internal cells
Input pin to input register delay	Decrease input delay to input register
Core to output register delay	Decrease input delay to output register
Output register t_{CO} delay	Increase delay to output pin

The Quartus II software compiler can program these delays automatically to minimize setup time while providing a zero hold time. Figure 25 shows how fast bidirectional I/Os are implemented in APEX 20K devices.

The register in the APEX 20K IOE can be programmed to power-up high or low after configuration is complete. If it is programmed to power-up low, an asynchronous clear can control the register. If it is programmed to power-up high, the register cannot be asynchronously cleared or preset. This feature is useful for cases where the APEX 20K device controls an active-low input or another device; it prevents inadvertent activation of the input upon power-up.

APEX 20KE devices also support the MultiVolt I/O interface feature. The APEX 20KE VCCINT pins must always be connected to a 1.8-V power supply. With a 1.8-V V_{CCINT} level, input pins are 1.8-V, 2.5-V, and 3.3-V tolerant. The VCCIO pins can be connected to either a 1.8-V, 2.5-V, or 3.3-V power supply, depending on the I/O standard requirements. When the VCCIO pins are connected to a 1.8-V power supply, the output levels are compatible with 1.8-V systems. When VCCIO pins are connected to a 2.5-V power supply, the output levels are compatible with 2.5-V systems. When VCCIO pins are connected to a 3.3-V power supply, the output levels are sometime with 2.5-V systems. When VCCIO pins are connected to a 3.3-V power supply, the output high is 3.3 V and compatible with 3.3-V or 5.0-V systems. An APEX 20KE device is 5.0-V tolerant with the addition of a resistor.

Table 13 summarizes APEX 20KE MultiVolt I/O support.

Table 13. /	APEX 20KE I	MultiVolt I/O	Support /	Vote (1)				
V _{CCIO} (V)		Input Siç	jnals (V)			Output S	ignals (V)	
	1.8	2.5	3.3	5.0	1.8	2.5	3.3	5.0
1.8	>	\checkmark	>		\checkmark			
2.5	\checkmark	\checkmark	\checkmark			 Image: A start of the start of		
3.3	~	\checkmark	>	(2)			√ (3)	

Notes to Table 13:

 The PCI clamping diode must be disabled to drive an input with voltages higher than V_{CCIO}, except for the 5.0-V input case.

(2) An APEX 20KE device can be made 5.0-V tolerant with the addition of an external resistor. You also need a PCI clamp and series resistor.

(3) When V_{CCIO} = 3.3 V, an APEX 20KE device can drive a 2.5-V device with 3.3-V tolerant inputs.

ClockLock & ClockBoost Features

APEX 20K devices support the ClockLock and ClockBoost clock management features, which are implemented with PLLs. The ClockLock circuitry uses a synchronizing PLL that reduces the clock delay and skew within a device. This reduction minimizes clock-to-output and setup times while maintaining zero hold times. The ClockBoost circuitry, which provides a clock multiplier, allows the designer to enhance device area efficiency by sharing resources within the device. The ClockBoost circuitry allows the designer to distribute a low-speed clock and multiply that clock on-device. APEX 20K devices include a high-speed clock tree; unlike ASICs, the user does not have to design and optimize the clock tree. The ClockLock and ClockBoost features work in conjunction with the APEX 20K device's high-speed clock to provide significant improvements in system performance and band-width. Devices with an X-suffix on the ordering code include the ClockLock circuit.

The ClockLock and ClockBoost features in APEX 20K devices are enabled through the Quartus II software. External devices are not required to use these features.

Notes to Table 16:

- (1) To implement the ClockLock and ClockBoost circuitry with the Quartus II software, designers must specify the input frequency. The Quartus II software tunes the PLL in the ClockLock and ClockBoost circuitry to this frequency. The *f_{CLKDEV}* parameter specifies how much the incoming clock can differ from the specified frequency during device operation. Simulation does not reflect this parameter.
- (2) Twenty-five thousand parts per million (PPM) equates to 2.5% of input clock period.
- (3) During device configuration, the ClockLock and ClockBoost circuitry is configured before the rest of the device. If the incoming clock is supplied during configuration, the ClockLock and ClockBoost circuitry locks during configuration because the t_{LOCK} value is less than the time required for configuration.
- (4) The t_{IITTER} specification is measured under long-term observation.

Tables 17 and 18 summarize the ClockLock and ClockBoost parameters for APEX 20KE devices.

Table 17. AP	EX 20KE ClockLock & ClockBoost	Parameters /	Vote (1)			
Symbol	Parameter	Conditions	Min	Тур	Мах	Unit
t _R	Input rise time				5	ns
t _F	Input fall time				5	ns
t _{INDUTY}	Input duty cycle		40		60	%
t _{INJITTER}	Input jitter peak-to-peak				2% of input period	peak-to- peak
	Jitter on ClockLock or ClockBoost- generated clock				0.35% of output period	RMS
t _{OUTDUTY}	Duty cycle for ClockLock or ClockBoost-generated clock		45		55	%
t _{LOCK} (2) _, (3)	Time required for ClockLock or ClockBoost to acquire lock				40	μs




Figure 35 shows the output drive characteristics of APEX 20KE devices.

Note to Figure 35:(1) These are transient (AC) currents.

Timing Model

The high-performance FastTrack and MegaLAB interconnect routing resources ensure predictable performance, accurate simulation, and accurate timing analysis. This predictable performance contrasts with that of FPGAs, which use a segmented connection scheme and therefore have unpredictable performance.




Figure 40. Synchronous Bidirectional Pin External Timing

Notes to Figure 40:

- (1) The output enable and input registers are LE registers in the LAB adjacent to a bidirectional row pin. The output enable register is set with "Output Enable Routing= Signal-Pin" option in the Quartus II software.
- (2) The LAB adjacent input register is set with "Decrease Input Delay to Internal Cells= Off". This maintains a zero hold time for lab adjacent registers while giving a fast, position independent setup time. A faster setup time with zero hold time is possible by setting "Decrease Input Delay to Internal Cells= ON" and moving the input register farther away from the bidirectional pin. The exact position where zero hold occurs with the minimum setup time, varies with device density and speed grade.

Table 31 describes the f_{MAX} timing parameters shown in Figure 36 on page 68.

Table 31. APEX 2	OK f _{MAX} Timing Parameters (Part 1 of 2)
Symbol	Parameter
t _{SU}	LE register setup time before clock
t _H	LE register hold time after clock
t _{CO}	LE register clock-to-output delay
t _{LUT}	LUT delay for data-in
t _{ESBRC}	ESB Asynchronous read cycle time
t _{ESBWC}	ESB Asynchronous write cycle time
t _{ESBWESU}	ESB WE setup time before clock when using input register
t _{ESBDATASU}	ESB data setup time before clock when using input register
t _{ESBDATAH}	ESB data hold time after clock when using input register
t _{ESBADDRSU}	ESB address setup time before clock when using input registers
t _{ESBDATACO1}	ESB clock-to-output delay when using output registers

Symbol	-1		-	2	-	Unit	
	Min	Max	Min	Мах	Min	Max	
t _{insubidir}	2.86		3.24		3.54		ns
t _{inhbidir}	0.00		0.00		0.00		ns
t _{outcobidir}	2.00	5.07	2.00	5.59	2.00	6.13	ns
t _{xzbidir}		7.43		8.23		8.58	ns
tzxbidir		7.43		8.23		8.58	ns
t _{insubidirpll}	4.93		5.48		-		ns
t _{inhbidirpll}	0.00		0.00		-		ns
toutcobidirpll	0.50	3.00	0.50	3.35	-	-	ns
t _{XZBIDIRPLL}		5.36		5.99		-	ns
t _{ZXBIDIRPLL}		5.36		5.99		-	ns

Tables 73 through 78 describe f_{MAX} LE Timing Microparameters, f_{MAX} ESB Timing Microparameters, f_{MAX} Routing Delays, Minimum Pulse Width Timing Parameters, External Timing Parameters, and External Bidirectional Timing Parameters for EP20K200E APEX 20KE devices.

Table 73. EP20K200E f _{MAX} LE Timing Microparameters										
Symbol	-	1	-2		-	-3				
	Min	Max	Min	Max	Min	Мах				
t _{SU}	0.23		0.24		0.26		ns			
t _H	0.23		0.24		0.26		ns			
t _{CO}		0.26		0.31		0.36	ns			
t _{LUT}		0.70		0.90		1.14	ns			

Altera Corporation

Symbol	-	-1		2	-3	Unit	
	Min	Max	Min	Max	Min	Max	
t _{CH}	1.25		1.43		1.67		ns
t _{CL}	1.25		1.43		1.67		ns
t _{CLRP}	0.19		0.26		0.35		ns
t _{PREP}	0.19		0.26		0.35		ns
t _{ESBCH}	1.25		1.43		1.67		ns
t _{ESBCL}	1.25		1.43		1.67		ns
t _{ESBWP}	1.25		1.71		2.28		ns
t _{ESBRP}	1.01		1.38		1.84		ns

Symbol		-1		2	-3	Unit	
	Min	Мах	Min	Max	Min	Max	
t _{INSU}	2.31		2.44		2.57		ns
t _{INH}	0.00		0.00		0.00		ns
t _{outco}	2.00	5.29	2.00	5.82	2.00	6.24	ns
t _{insupll}	1.76		1.85		-		ns
t _{INHPLL}	0.00		0.00		-		ns
toutcopll	0.50	2.65	0.50	2.95	-	-	ns

Symbol	-1		-:	2	-	Unit	
	Min	Max	Min	Max	Min	Max	1
t _{insubidir}	2.77		2.85		3.11		ns
t _{inhbidir}	0.00		0.00		0.00		ns
toutcobidir	2.00	5.29	2.00	5.82	2.00	6.24	ns
t _{xzbidir}		7.59		8.30		9.09	ns
t _{zxbidir}		7.59		8.30		9.09	ns
t _{insubidirpll}	2.50		2.76		-		ns
t _{inhbidirpll}	0.00		0.00		-		ns
toutcobidirpll	0.50	2.65	0.50	2.95	-	-	ns
t _{XZBIDIRPLL}		5.00		5.43		-	ns
t _{ZXBIDIRPLL}		5.00		5.43		-	ns

Symbol	-1 Spee	d Grade	-2 Spee	ed Grade	-3 Spee	d Grade	Unit
	Min	Max	Min	Max	Min	Max	
t _{ESBARC}		1.67		2.39		3.11	ns
t _{ESBSRC}		2.27		3.07		3.86	ns
t _{ESBAWC}		3.19		4.56		5.93	ns
t _{ESBSWC}		3.51		4.62		5.72	ns
t _{ESBWASU}	1.46		2.08		2.70		ns
t _{ESBWAH}	0.00		0.00		0.00		ns
t _{ESBWDSU}	1.60		2.29		2.97		ns
t _{ESBWDH}	0.00		0.00		0.00		ns
t _{ESBRASU}	1.61		2.30		2.99		ns
t _{ESBRAH}	0.00		0.00		0.00		ns
t _{ESBWESU}	1.49		2.30		3.11		ns
t _{ESBWEH}	0.00		0.00		0.00		ns
t _{ESBDATASU}	-0.01		0.35		0.71		ns
t _{ESBDATAH}	0.13		0.13		0.13		ns
t _{ESBWADDRSU}	0.19		0.62		1.06		ns
t _{ESBRADDRSU}	0.25		0.71		1.17		ns
t _{ESBDATACO1}		1.01		1.19		1.37	ns
t _{ESBDATACO2}		2.18		3.12		4.05	ns
t _{ESBDD}		3.19		4.56		5.93	ns
t _{PD}		1.57		2.25		2.92	ns
t _{PTERMSU}	0.85		1.43		2.01		ns
t _{PTERMCO}		1.03		1.21		1.39	ns

Table 93. EP20K600E f _{MAX} Routing Delays									
Symbol	-1 Speed Grade		-2 Spe	ed Grade	-3 Spee	Unit			
	Min	Max	Min	Max	Min	Мах			
t _{F1-4}		0.22		0.25		0.26	ns		
t _{F5-20}		1.26		1.39		1.52	ns		
t _{F20+}		3.51		3.88		4.26	ns		

Symbol	-1 Speed Grade		-2 Speed Grade		-3 Spee	d Grade	Unit
	Min	Max	Min	Max	Min	Мах	
t _{ESBARC}		1.78		2.02		1.95	ns
t _{ESBSRC}		2.52		2.91		3.14	ns
t _{ESBAWC}		3.52		4.11		4.40	ns
t _{ESBSWC}		3.23		3.84		4.16	ns
t _{ESBWASU}	0.62		0.67		0.61		ns
t _{ESBWAH}	0.41		0.55		0.55		ns
t _{ESBWDSU}	0.77		0.79		0.81		ns
t _{ESBWDH}	0.41		0.55		0.55		ns
t _{ESBRASU}	1.74		1.92		1.85		ns
t _{ESBRAH}	0.00		0.01		0.23		ns
t _{ESBWESU}	2.07		2.28		2.41		ns
t _{ESBWEH}	0.00		0.00		0.00		ns
t _{ESBDATASU}	0.25		0.27		0.29		ns
t _{ESBDATAH}	0.13		0.13		0.13		ns
t _{ESBWADDRSU}	0.11		0.04		0.11		ns
t _{ESBRADDRSU}	0.14		0.11		0.16		ns
t _{ESBDATACO1}		1.29		1.50		1.63	ns
t _{ESBDATACO2}		2.55		2.99		3.22	ns
t _{ESBDD}		3.12		3.57		3.85	ns
t _{PD}		1.84		2.13		2.32	ns
t _{PTERMSU}	1.08		1.19		1.32		ns
t _{PTERMCO}		1.31		1.53		1.66	ns

Table 105. EP20K1500E f _{MAX} Routing Delays									
Symbol	-1 Speed Grade		-2 Spec	ed Grade	-3 Spee	Unit			
	Min	Max	Min	Мах	Min	Max			
t _{F1-4}		0.28		0.28		0.28	ns		
t _{F5-20}		1.36		1.50		1.62	ns		
t _{F20+}		4.43		4.48		5.07	ns		

Table 108. EP20K1500E External Bidirectional Timing Parameters								
Symbol	-1 Spee	d Grade	-2 Spee	d Grade	-3 Spee	Unit		
	Min	Max	Min	Max	Min	Max	1	
t _{insubidir}	3.47		3.68		3.99		ns	
t _{inhbidir}	0.00		0.00		0.00		ns	
t _{outcobidir}	2.00	6.18	2.00	6.81	2.00	7.36	ns	
t _{XZBIDIR}		6.91		7.62		8.38	ns	
t _{zxbidir}		6.91		7.62		8.38	ns	
t _{insubidirpll}	3.05		3.26				ns	
t _{inhbidirpll}	0.00		0.00				ns	
t _{outcobidirpll}	0.50	2.67	0.50	2.99			ns	
t _{xzbidirpll}		3.41		3.80			ns	
t _{ZXBIDIRPLL}		3.41		3.80			ns	

Tables 109 and 110 show selectable I/O standard input and output delays for APEX 20KE devices. If you select an I/O standard input or output delay other than LVCMOS, add or subtract the selected speed grade to or from the LVCMOS value.

Table 109. Selectable I/O Standard Input Delays									
Symbol	-1 Speed Grade		-2 Speed Grade		-3 Speed Grade		Unit		
	Min	Max	Min	Max	Min	Max	Min		
LVCMOS		0.00		0.00		0.00	ns		
LVTTL		0.00		0.00		0.00	ns		
2.5 V		0.00		0.04		0.05	ns		
1.8 V		-0.11		0.03		0.04	ns		
PCI		0.01		0.09		0.10	ns		
GTL+		-0.24		-0.23		-0.19	ns		
SSTL-3 Class I		-0.32		-0.21		-0.47	ns		
SSTL-3 Class II		-0.08		0.03		-0.23	ns		
SSTL-2 Class I		-0.17		-0.06		-0.32	ns		
SSTL-2 Class II		-0.16		-0.05		-0.31	ns		
LVDS		-0.12		-0.12		-0.12	ns		
CTT		0.00		0.00		0.00	ns		
AGP		0.00		0.00		0.00	ns		

Г

Version 4.1

APEX 20K Programmable Logic Device Family Data Sheet version 4.1 contains the following changes:

- *t*_{ESBWEH} added to Figure 37 and Tables 35, 50, 56, 62, 68, 74, 86, 92, 97, and 104.
- Updated EP20K300E device internal and external timing numbers in Tables 79 through 84.