E·XFL

Intel - EP20K200BC356-1X Datasheet



Welcome to E-XFL.COM

Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

D	e	ta	i	ls

Details	
Product Status	Obsolete
Number of LABs/CLBs	832
Number of Logic Elements/Cells	8320
Total RAM Bits	106496
Number of I/O	277
Number of Gates	526000
Voltage - Supply	2.375V ~ 2.625V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	356-LBGA
Supplier Device Package	356-BGA (35x35)
Purchase URL	https://www.e-xfl.com/product-detail/intel/ep20k200bc356-1x

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Logic Element

The LE, the smallest unit of logic in the APEX 20K architecture, is compact and provides efficient logic usage. Each LE contains a four-input LUT, which is a function generator that can quickly implement any function of four variables. In addition, each LE contains a programmable register and carry and cascade chains. Each LE drives the local interconnect, MegaLAB interconnect, and FastTrack Interconnect routing structures. See Figure 5.



Each LE's programmable register can be configured for D, T, JK, or SR operation. The register's clock and clear control signals can be driven by global signals, general-purpose I/O pins, or any internal logic. For combinatorial functions, the register is bypassed and the output of the LUT drives the outputs of the LE.



Figure 10. FastTrack Connection to Local Interconnect

Figure 11 shows the intersection of a row and column interconnect, and how these forms of interconnects and LEs drive each other.



Figure 11. Driving the FastTrack Interconnect

APEX 20KE devices include an enhanced interconnect structure for faster routing of input signals with high fan-out. Column I/O pins can drive the FastRow[™] interconnect, which routes signals directly into the local interconnect without having to drive through the MegaLAB interconnect. FastRow lines traverse two MegaLAB structures. Also, these pins can drive the local interconnect directly for fast setup times. On EP20K300E and larger devices, the FastRow interconnect drives the two MegaLABs in the top left corner, the two MegaLABs in the top right corner, the two MegaLABS in the bottom left corner, and the two MegaLABs in the bottom right corner. On EP20K200E and smaller devices, FastRow interconnect drives the two MegaLABs on the top and the two MegaLABs on the bottom of the device. On all devices, the FastRow interconnect drives all local interconnect in the appropriate MegaLABs except the local interconnect on the side of the MegaLAB opposite the ESB. Pins using the FastRow interconnect achieve a faster set-up time, as the signal does not need to use a MegaLAB interconnect line to reach the destination LE. Figure 12 shows the FastRow interconnect.

Table 9. APEX 20K Routing Scheme													
Source		Destination											
	Row I/O Pin	Column I/O Pin	LE	ESB	Local Interconnect	MegaLAB Interconnect	Row FastTrack Interconnect	Column FastTrack Interconnect	FastRow Interconnect				
Row I/O Pin					✓	~	~	~					
Column I/O Pin								~	✓ (1)				
LE					~	~	~	~					
ESB					 Image: A set of the set of the	~	~	~					
Local Interconnect	~	~	~	~									
MegaLAB Interconnect					~								
Row FastTrack Interconnect						~		~					
Column FastTrack Interconnect						~	~						
FastRow Interconnect					✓ (1)								

Note to Table 9:

(1) This connection is supported in APEX 20KE devices only.

Product-Term Logic

The product-term portion of the MultiCore architecture is implemented with the ESB. The ESB can be configured to act as a block of macrocells on an ESB-by-ESB basis. Each ESB is fed by 32 inputs from the adjacent local interconnect; therefore, it can be driven by the MegaLAB interconnect or the adjacent LAB. Also, nine ESB macrocells feed back into the ESB through the local interconnect for higher performance. Dedicated clock pins, global signals, and additional inputs from the local interconnect drive the ESB control signals.

In product-term mode, each ESB contains 16 macrocells. Each macrocell consists of two product terms and a programmable register. Figure 13 shows the ESB in product-term mode.



Figure 18. Deep Memory Block Implemented with Multiple ESBs

The ESB implements two forms of dual-port memory: read/write clock mode and input/output clock mode. The ESB can also be used for bidirectional, dual-port memory applications in which two ports read or write simultaneously. To implement this type of dual-port memory, two or four ESBs are used to support two simultaneous reads or writes. This functionality is shown in Figure 19.



Input/Output Clock Mode

The input/output clock mode contains two clocks. One clock controls all registers for inputs into the ESB: data input, WE, RE, read address, and write address. The other clock controls the ESB data output registers. The ESB also supports clock enable and asynchronous clear signals; these signals also control the reading and writing of registers independently. Input/output clock mode is commonly used for applications where the reads and writes occur at the same system frequency, but require different clock enable signals for the input and output registers. Figure 21 shows the ESB in input/output clock mode.



Figure 21. ESB in Input/Output Clock Mode

Notes to Figure 21:

All registers can be cleared asynchronously by ESB local interconnect signals, global signals, or the chip-wide reset. (1)APEX 20KE devices have four dedicated clocks. (2)

Single-Port Mode

The APEX 20K ESB also supports a single-port mode, which is used when simultaneous reads and writes are not required. See Figure 22.

Altera Corporation

Table 10 describes the APEX 20K programmable delays and their logic options in the Quartus II software.

Table 10. APEX 20K Programmable Delay Chains							
Programmable Delays Quartus II Logic Opti							
Input pin to core delay	Decrease input delay to internal cells						
Input pin to input register delay	Decrease input delay to input register						
Core to output register delay	Decrease input delay to output register						
Output register t_{CO} delay	Increase delay to output pin						

The Quartus II software compiler can program these delays automatically to minimize setup time while providing a zero hold time. Figure 25 shows how fast bidirectional I/Os are implemented in APEX 20K devices.

The register in the APEX 20K IOE can be programmed to power-up high or low after configuration is complete. If it is programmed to power-up low, an asynchronous clear can control the register. If it is programmed to power-up high, the register cannot be asynchronously cleared or preset. This feature is useful for cases where the APEX 20K device controls an active-low input or another device; it prevents inadvertent activation of the input upon power-up.

Each IOE drives a row, column, MegaLAB, or local interconnect when used as an input or bidirectional pin. A row IOE can drive a local, MegaLAB, row, and column interconnect; a column IOE can drive the column interconnect. Figure 27 shows how a row IOE connects to the interconnect.



Under hot socketing conditions, APEX 20KE devices will not sustain any damage, but the I/O pins will drive out.

MultiVolt I/O Interface

The APEX device architecture supports the MultiVolt I/O interface feature, which allows APEX devices in all packages to interface with systems of different supply voltages. The devices have one set of VCC pins for internal operation and input buffers (VCCINT), and another set for I/O output drivers (VCCIO).

The APEX 20K VCCINT pins must always be connected to a 2.5 V power supply. With a 2.5-V V_{CCINT} level, input pins are 2.5-V, 3.3-V, and 5.0-V tolerant. The VCCIO pins can be connected to either a 2.5-V or 3.3-V power supply, depending on the output requirements. When VCCIO pins are connected to a 2.5-V power supply, the output levels are compatible with 2.5-V systems. When the VCCIO pins are connected to a 3.3-V power supply, the output high is 3.3 V and is compatible with 3.3-V or 5.0-V systems.

Table 12. 5.0-V Tolerant APEX 20K MultiVolt I/O Support											
V _{CCIO} (V)) Input Signals (V) Output Signals (V)										
	2.5	3.3	5.0	2.5	3.3	5.0					
2.5	\checkmark	√ (1)	✓(1)	~							
3.3	\checkmark	 Image: A set of the set of the	√ (1)	√ (2)	>	 Image: A set of the set of the					

Table 12 summarizes 5.0-V tolerant APEX 20K MultiVolt I/O support.

Notes to Table 12:

- The PCI clamping diode must be disabled to drive an input with voltages higher than V_{CCIO}.
- (2) When $V_{CCIO} = 3.3 \text{ V}$, an APEX 20K device can drive a 2.5-V device with 3.3-V tolerant inputs.

Open-drain output pins on 5.0-V tolerant APEX 20K devices (with a pullup resistor to the 5.0-V supply) can drive 5.0-V CMOS input pins that require a V_{IH} of 3.5 V. When the pin is inactive, the trace will be pulled up to 5.0 V by the resistor. The open-drain pin will only drive low or tri-state; it will never drive high. The rise time is dependent on the value of the pullup resistor and load impedance. The I_{OL} current specification should be considered when selecting a pull-up resistor. For designs that require both a multiplied and non-multiplied clock, the clock trace on the board can be connected to CLK2p. Table 14 shows the combinations supported by the ClockLock and ClockBoost circuitry. The CLK2p pin can feed both the ClockLock and ClockBoost circuitry in the APEX 20K device. However, when both circuits are used, the other clock pin (CLK1p) cannot be used.

Table 14. Multiplication Factor Combinations						
Clock 1 Clock 2						
×1	×1					
×1, ×2	×2					
×1, ×2, ×4	×4					

APEX 20KE ClockLock Feature

APEX 20KE devices include an enhanced ClockLock feature set. These devices include up to four PLLs, which can be used independently. Two PLLs are designed for either general-purpose use or LVDS use (on devices that support LVDS I/O pins). The remaining two PLLs are designed for general-purpose use. The EP20K200E and smaller devices have two PLLs; the EP20K300E and larger devices have four PLLs.

The following sections describe some of the features offered by the APEX 20KE PLLs.

External PLL Feedback

The ClockLock circuit's output can be driven off-chip to clock other devices in the system; further, the feedback loop of the PLL can be routed off-chip. This feature allows the designer to exercise fine control over the I/O interface between the APEX 20KE device and another high-speed device, such as SDRAM.

Clock Multiplication

The APEX 20KE ClockBoost circuit can multiply or divide clocks by a programmable number. The clock can be multiplied by $m/(n \times k)$ or $m/(n \times v)$, where *m* and *k* range from 2 to 160, and *n* and *v* range from 1 to 16. Clock multiplication and division can be used for time-domain multiplexing and other functions, which can reduce design LE requirements.

Clock Phase & Delay Adjustment

The APEX 20KE ClockShift feature allows the clock phase and delay to be adjusted. The clock phase can be adjusted by 90° steps. The clock delay can be adjusted to increase or decrease the clock delay by an arbitrary amount, up to one clock period.

LVDS Support

Two PLLs are designed to support the LVDS interface. When using LVDS, the I/O clock runs at a slower rate than the data transfer rate. Thus, PLLs are used to multiply the I/O clock internally to capture the LVDS data. For example, an I/O clock may run at 105 MHz to support 840 megabits per second (Mbps) LVDS data transfer. In this example, the PLL multiplies the incoming clock by eight to support the high-speed data transfer. You can use PLLs in EP20K400E and larger devices for high-speed LVDS interfacing.

Lock Signals

The APEX 20KE ClockLock circuitry supports individual LOCK signals. The LOCK signal drives high when the ClockLock circuit has locked onto the input clock. The LOCK signals are optional for each ClockLock circuit; when not used, they are I/O pins.

ClockLock & ClockBoost Timing Parameters

For the ClockLock and ClockBoost circuitry to function properly, the incoming clock must meet certain requirements. If these specifications are not met, the circuitry may not lock onto the incoming clock, which generates an erroneous clock within the device. The clock generated by the ClockLock and ClockBoost circuitry must also meet certain specifications. If the incoming clock meets these requirements during configuration, the APEX 20K ClockLock and ClockBoost circuitry will lock onto the clock during configuration. The circuit will be ready for use immediately after configuration. In APEX 20KE devices, the clock input standard is programmable, so the PLL cannot respond to the clock until the device is configured. The PLL locks onto the input clock as soon as configuration is complete. Figure 30 shows the incoming and generated clock specifications.

For more information on ClockLock and ClockBoost circuitry, see Application Note 115: Using the ClockLock and ClockBoost PLL Features in APEX Devices.

Notes to Table 16:

- (1) To implement the ClockLock and ClockBoost circuitry with the Quartus II software, designers must specify the input frequency. The Quartus II software tunes the PLL in the ClockLock and ClockBoost circuitry to this frequency. The *f_{CLKDEV}* parameter specifies how much the incoming clock can differ from the specified frequency during device operation. Simulation does not reflect this parameter.
- (2) Twenty-five thousand parts per million (PPM) equates to 2.5% of input clock period.
- (3) During device configuration, the ClockLock and ClockBoost circuitry is configured before the rest of the device. If the incoming clock is supplied during configuration, the ClockLock and ClockBoost circuitry locks during configuration because the t_{LOCK} value is less than the time required for configuration.
- (4) The t_{IITTER} specification is measured under long-term observation.

Tables 17 and 18 summarize the ClockLock and ClockBoost parameters for APEX 20KE devices.

Table 17. APEX 20KE ClockLock & ClockBoost Parameters Note (1)										
Symbol	Parameter	Conditions	Min	Тур	Max	Unit				
t _R	Input rise time				5	ns				
t _F	Input fall time				5	ns				
t _{INDUTY}	Input duty cycle		40		60	%				
t _{INJITTER}	Input jitter peak-to-peak				2% of input period	peak-to- peak				
	Jitter on ClockLock or ClockBoost- generated clock				0.35% of output period	RMS				
t _{outduty}	Duty cycle for ClockLock or ClockBoost-generated clock		45		55	%				
t _{LOCK} (2), (3)	Time required for ClockLock or ClockBoost to acquire lock				40	μs				

Table 2	Table 29. APEX 20KE Device DC Operating Conditions Notes (7), (8), (9)											
Symbol	Parameter	Conditions	Min	Тур	Max	Unit						
V _{IH}	High-level LVTTL, CMOS, or 3.3-V PCI input voltage		1.7, 0.5 × V _{CCIO} (10)		4.1	V						
V _{IL}	Low-level LVTTL, CMOS, or 3.3-V PCI input voltage		-0.5		0.8, 0.3 × V _{CCIO} (10)	V						
V _{OH}	3.3-V high-level LVTTL output voltage	I _{OH} = -12 mA DC, V _{CCIO} = 3.00 V (11)	2.4			V						
	3.3-V high-level LVCMOS output voltage	I _{OH} = -0.1 mA DC, V _{CCIO} = 3.00 V (11)	V _{CCIO} – 0.2			V						
	3.3-V high-level PCI output voltage	I _{OH} = -0.5 mA DC, V _{CCIO} = 3.00 to 3.60 V (11)	$0.9 imes V_{CCIO}$			V						
	2.5-V high-level output voltage	I _{OH} = -0.1 mA DC, V _{CCIO} = 2.30 V (11)	2.1			V						
		I _{OH} = -1 mA DC, V _{CCIO} = 2.30 V (11)	2.0			V						
		I _{OH} = -2 mA DC, V _{CCIO} = 2.30 V (11)	1.7			V						
V _{OL}	3.3-V low-level LVTTL output voltage	I _{OL} = 12 mA DC, V _{CCIO} = 3.00 V <i>(12)</i>			0.4	V						
	3.3-V low-level LVCMOS output voltage	I _{OL} = 0.1 mA DC, V _{CCIO} = 3.00 V (<i>12</i>)			0.2	V						
	3.3-V low-level PCI output voltage	I_{OL} = 1.5 mA DC, V _{CCIO} = 3.00 to 3.60 V (12)			0.1 × V _{CCIO}	V						
	2.5-V low-level output voltage	I _{OL} = 0.1 mA DC, V _{CCIO} = 2.30 V (<i>12</i>)			0.2	V						
		I _{OL} = 1 mA DC, V _{CCIO} = 2.30 V <i>(12)</i>			0.4	V						
		I _{OL} = 2 mA DC, V _{CCIO} = 2.30 V <i>(12)</i>			0.7	V						
I _I	Input pin leakage current	V ₁ = 4.1 to -0.5 V (13)	-10		10	μΑ						
I _{OZ}	Tri-stated I/O pin leakage current	V _O = 4.1 to -0.5 V (13)	-10		10	μA						
I _{CC0}	V _{CC} supply current (standby) (All ESBs in power-down mode)	V _I = ground, no load, no toggling inputs, -1 speed grade		10		mA						
		V ₁ = ground, no load, no toggling inputs, -2, -3 speed grades		5		mA						
R _{CONF}	Value of I/O pin pull-up resistor	V _{CCIO} = 3.0 V (14)	20		50	kΩ						
	before and during configuration	V _{CCIO} = 2.375 V (14)	30		80	kΩ						
		V _{CCIO} = 1.71 V (14)	60		150	kΩ						

Tables 40 through 42 show the f_{MAX} timing parameters for EP20K100, EP20K200, and EP20K400 APEX 20K devices.

Symbol	-1 Sneed Grade		-2 Snee	d Grade	-3 Sneed Grade		Units	
oymbol			2 0000		0 0000			
	Min	Max	Min	Max	Min	Max		
t _{SU}	0.5		0.6		0.8		ns	
t _H	0.7		0.8		1.0		ns	
t _{CO}		0.3		0.4		0.5	ns	
t _{LUT}		0.8		1.0		1.3	ns	
t _{ESBRC}		1.7		2.1		2.4	ns	
t _{ESBWC}		5.7		6.9		8.1	ns	
t _{ESBWESU}	3.3		3.9		4.6		ns	
t _{ESBDATASU}	2.2		2.7		3.1		ns	
t _{ESBDATAH}	0.6		0.8		0.9		ns	
t _{ESBADDRSU}	2.4		2.9		3.3		ns	
t _{ESBDATACO1}		1.3		1.6		1.8	ns	
t _{ESBDATACO2}		2.6		3.1		3.6	ns	
t _{ESBDD}		2.5		3.3		3.6	ns	
t _{PD}		2.5		3.0		3.6	ns	
t _{PTERMSU}	2.3		2.6		3.2		ns	
t _{PTERMCO}		1.5		1.8		2.1	ns	
t _{F1-4}		0.5		0.6		0.7	ns	
t _{F5-20}		1.6		1.7		1.8	ns	
t _{F20+}		2.2		2.2		2.3	ns	
t _{CH}	2.0		2.5		3.0		ns	
t _{CL}	2.0		2.5		3.0		ns	
t _{CLRP}	0.3		0.4		0.4		ns	
t _{PREP}	0.5		0.5		0.5		ns	
t _{ESBCH}	2.0		2.5		3.0		ns	
t _{ESBCL}	2.0		2.5		3.0		ns	
t _{ESBWP}	1.6		1.9		2.2		ns	
t _{ESBRP}	1.0		1.3		1.4		ns	

Tables 55 through 60 describe f_{MAX} LE Timing Microparameters, f_{MAX} ESB Timing Microparameters, f_{MAX} Routing Delays, Minimum Pulse Width Timing Parameters, External Timing Parameters, and External Bidirectional Timing Parameters for EP20K60E APEX 20KE devices.

Table 55. EP20K60E f _{MAX} LE Timing Microparameters											
Symbol		-1	-2		-3		Unit				
	Min	Max	Min	Max	Min	Max					
t _{SU}	0.17		0.15		0.16		ns				
t _H	0.32		0.33		0.39		ns				
t _{CO}		0.29		0.40		0.60	ns				
t _{LUT}		0.77		1.07		1.59	ns				

Table 64. EP20K100E Minimum Pulse Width Timing Parameters										
Symbol	-	1	-	-2		-3				
	Min	Max	Min	Max	Min	Max				
t _{CH}	2.00		2.00		2.00		ns			
t _{CL}	2.00		2.00		2.00		ns			
t _{CLRP}	0.20		0.20		0.20		ns			
t _{PREP}	0.20		0.20		0.20		ns			
t _{ESBCH}	2.00		2.00		2.00		ns			
t _{ESBCL}	2.00		2.00		2.00		ns			
t _{ESBWP}	1.29		1.53		1.66		ns			
t _{ESBRP}	1.11		1.29		1.41		ns			

Table 65. EP20K100E External Timing Parameters											
Symbol	-	1		-2		-3					
	Min	Max	Min	Max	Min	Max					
t _{INSU}	2.23		2.32		2.43		ns				
t _{INH}	0.00		0.00		0.00		ns				
t _{outco}	2.00	4.86	2.00	5.35	2.00	5.84	ns				
t _{INSUPLL}	1.58		1.66		-		ns				
t _{INHPLL}	0.00		0.00		-		ns				
t _{outcopll}	0.50	2.96	0.50	3.29	-	-	ns				

Table 66. EP20K100E External Bidirectional Timing Parameters							
Symbol	-1		-	2	-3		Unit
	Min	Max	Min	Max	Min	Max	
t _{insubidir}	2.74		2.96		3.19		ns
t _{inhbidir}	0.00		0.00		0.00		ns
t _{outcobidir}	2.00	4.86	2.00	5.35	2.00	5.84	ns
t _{XZBIDIR}		5.00		5.48		5.89	ns
t _{ZXBIDIR}		5.00		5.48		5.89	ns
t _{insubidirpll}	4.64		5.03		-		ns
t _{inhbidirpll}	0.00		0.00		-		ns
t _{outcobidirpll}	0.50	2.96	0.50	3.29	-	-	ns
t _{xzbidirpll}		3.10		3.42		-	ns
t _{ZXBIDIRPLL}		3.10		3.42		-	ns

Tables 85 through 90 describe f_{MAX} LE Timing Microparameters, f_{MAX} ESB Timing Microparameters, f_{MAX} Routing Delays, Minimum Pulse Width Timing Parameters, External Timing Parameters, and External Bidirectional Timing Parameters for EP20K400E APEX 20KE devices.

Table 85. EP20K400E f _{MAX} LE Timing Microparameters								
Symbol	Symbol -1 Speed Grade		-2 Speed Grade		-3 Spee	Unit		
	Min	Max	Min	Max	Min	Max		
t _{SU}	0.23		0.23		0.23		ns	
t _H	0.23		0.23		0.23		ns	
t _{CO}		0.25		0.29		0.32	ns	
t _{LUT}		0.70		0.83		1.01	ns	

APEX 20K Programmable Logic Device Family Data Sheet

Table 99. EP20K1000E f _{MAX} Routing Delays							
Symbol	-1 Speed Grade		-2 Speed Grade		-3 Speed Grade		Unit
	Min	Max	Min	Max	Min	Max	
t _{F1-4}		0.27		0.27		0.27	ns
t _{F5-20}		1.45		1.63		1.75	ns
t _{F20+}		4.15		4.33		4.97	ns

Table 100. EP20K1000E Minimum Pulse Width Timing Parameters							
Symbol	-1 Speed Grade		-2 Spee	-2 Speed Grade		-3 Speed Grade	
	Min	Max	Min	Max	Min	Max	
t _{CH}	1.25		1.43		1.67		ns
t _{CL}	1.25		1.43		1.67		ns
t _{CLRP}	0.20		0.20		0.20		ns
t _{PREP}	0.20		0.20		0.20		ns
t _{ESBCH}	1.25		1.43		1.67		ns
t _{ESBCL}	1.25		1.43		1.67		ns
t _{ESBWP}	1.28		1.51		1.65		ns
t _{ESBRP}	1.11		1.29		1.41		ns

Table 101. EP20K1000E External Timing Parameters								
Symbol	-1 Speed Grade		-2 Speed Grade		-3 Spee	-3 Speed Grade		
	Min	Max	Min	Max	Min	Max		
t _{INSU}	2.70		2.84		2.97		ns	
t _{INH}	0.00		0.00		0.00		ns	
t _{outco}	2.00	5.75	2.00	6.33	2.00	6.90	ns	
t _{INSUPLL}	1.64		2.09		-		ns	
t _{INHPLL}	0.00		0.00		-		ns	
t _{outcopll}	0.50	2.25	0.50	2.99	-	-	ns	

Table 104. EP20K1500E f _{MAX} ESB Timing Microparameters							
Symbol	-1 Speed Grade		-2 Spe	ed Grade	-3 Speed Grade		Unit
	Min	Max	Min	Max	Min	Max	
t _{ESBARC}		1.78		2.02		1.95	ns
t _{ESBSRC}		2.52		2.91		3.14	ns
t _{ESBAWC}		3.52		4.11		4.40	ns
t _{ESBSWC}		3.23		3.84		4.16	ns
t _{ESBWASU}	0.62		0.67		0.61		ns
t _{ESBWAH}	0.41		0.55		0.55		ns
t _{ESBWDSU}	0.77		0.79		0.81		ns
t _{ESBWDH}	0.41		0.55		0.55		ns
t _{ESBRASU}	1.74		1.92		1.85		ns
t _{ESBRAH}	0.00		0.01		0.23		ns
t _{ESBWESU}	2.07		2.28		2.41		ns
t _{ESBWEH}	0.00		0.00		0.00		ns
t _{ESBDATASU}	0.25		0.27		0.29		ns
t _{ESBDATAH}	0.13		0.13		0.13		ns
t _{ESBWADDRSU}	0.11		0.04		0.11		ns
t _{ESBRADDRSU}	0.14		0.11		0.16		ns
t _{ESBDATACO1}		1.29		1.50		1.63	ns
t _{ESBDATACO2}		2.55		2.99		3.22	ns
t _{ESBDD}		3.12		3.57		3.85	ns
t _{PD}		1.84		2.13		2.32	ns
t _{PTERMSU}	1.08		1.19		1.32		ns
t _{PTERMCO}		1.31		1.53		1.66	ns

Table 105. EP20K1500E f _{MAX} Routing Delays							
Symbol	-1 Speed Grade		-2 Speed Grade		-3 Speed Grade		Unit
	Min	Max	Min	Max	Min	Max	
t _{F1-4}		0.28		0.28		0.28	ns
t _{F5-20}		1.36		1.50		1.62	ns
t _{F20+}		4.43		4.48		5.07	ns

SRAM configuration elements allow APEX 20K devices to be reconfigured in-circuit by loading new configuration data into the device. Real-time reconfiguration is performed by forcing the device into command mode with a device pin, loading different configuration data, reinitializing the device, and resuming usermode operation. In-field upgrades can be performed by distributing new configuration files.

Configuration Schemes

The configuration data for an APEX 20K device can be loaded with one of five configuration schemes (see Table 111), chosen on the basis of the target application. An EPC2 or EPC16 configuration device, intelligent controller, or the JTAG port can be used to control the configuration of an APEX 20K device. When a configuration device is used, the system can configure automatically at system power-up.

Multiple APEX 20K devices can be configured in any of five configuration schemes by connecting the configuration enable (nCE) and configuration enable output (nCEO) pins on each device.

Table 111. Data Sources for Configuration				
Configuration Scheme	Data Source			
Configuration device	EPC1, EPC2, EPC16 configuration devices			
Passive serial (PS)	MasterBlaster or ByteBlasterMV download cable or serial data source			
Passive parallel asynchronous (PPA)	Parallel data source			
Passive parallel synchronous (PPS)	Parallel data source			
JTAG	MasterBlaster or ByteBlasterMV download cable or a microprocessor with a Jam or JBC File			



For more information on configuration, see *Application Note* 116 (*Configuring APEX 20K, FLEX 10K, & FLEX 6000 Devices.*)

Device Pin-Outs

See the Altera web site (http://www.altera.com) or the *Altera Digital Library* for pin-out information