




Welcome to [E-XFL.COM](https://www.e-xfl.com)

### Understanding [Embedded - FPGAs \(Field Programmable Gate Array\)](#)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

|                                |                                                                                                                                     |
|--------------------------------|-------------------------------------------------------------------------------------------------------------------------------------|
| Product Status                 | Obsolete                                                                                                                            |
| Number of LABs/CLBs            | 832                                                                                                                                 |
| Number of Logic Elements/Cells | 8320                                                                                                                                |
| Total RAM Bits                 | 106496                                                                                                                              |
| Number of I/O                  | 277                                                                                                                                 |
| Number of Gates                | 526000                                                                                                                              |
| Voltage - Supply               | 2.375V ~ 2.625V                                                                                                                     |
| Mounting Type                  | Surface Mount                                                                                                                       |
| Operating Temperature          | 0°C ~ 85°C (TJ)                                                                                                                     |
| Package / Case                 | 356-LBGA                                                                                                                            |
| Supplier Device Package        | 356-BGA (35x35)                                                                                                                     |
| Purchase URL                   | <a href="https://www.e-xfl.com/product-detail/intel/ep20k200bc356-3">https://www.e-xfl.com/product-detail/intel/ep20k200bc356-3</a> |

Windows-based PCs, Sun SPARCstations, and HP 9000 Series 700/800 workstations

- Altera MegaCore® functions and Altera Megafunction Partners Program (AMPP<sup>SM</sup>) megafunctions
- NativeLink™ integration with popular synthesis, simulation, and timing analysis tools
- Quartus II SignalTap® embedded logic analyzer simplifies in-system design evaluation by giving access to internal nodes during device operation
- Supports popular revision-control software packages including PVCS, Revision Control System (RCS), and Source Code Control System (SCCS)

**Table 4. APEX 20K QFP, BGA & PGA Package Options & I/O Count**    *Notes (1), (2)*

| Device     | 144-Pin<br>TQFP | 208-Pin<br>PQFP<br>RQFP | 240-Pin<br>PQFP<br>RQFP | 356-Pin BGA | 652-Pin BGA | 655-Pin PGA |
|------------|-----------------|-------------------------|-------------------------|-------------|-------------|-------------|
| EP20K30E   | 92              | 125                     |                         |             |             |             |
| EP20K60E   | 92              | 148                     | 151                     | 196         |             |             |
| EP20K100   | 101             | 159                     | 189                     | 252         |             |             |
| EP20K100E  | 92              | 151                     | 183                     | 246         |             |             |
| EP20K160E  | 88              | 143                     | 175                     | 271         |             |             |
| EP20K200   |                 | 144                     | 174                     | 277         |             |             |
| EP20K200E  |                 | 136                     | 168                     | 271         | 376         |             |
| EP20K300E  |                 |                         | 152                     |             | 408         |             |
| EP20K400   |                 |                         |                         |             | 502         | 502         |
| EP20K400E  |                 |                         |                         |             | 488         |             |
| EP20K600E  |                 |                         |                         |             | 488         |             |
| EP20K1000E |                 |                         |                         |             | 488         |             |
| EP20K1500E |                 |                         |                         |             | 488         |             |

**Table 8. Comparison of APEX 20K & APEX 20KE Features**

| Feature                        | APEX 20K Devices                                                                                                                                           | APEX 20KE Devices                                                                                                                                                                                                                                                                                                                                                                                                                                            |
|--------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| MultiCore system integration   | Full support                                                                                                                                               | Full support                                                                                                                                                                                                                                                                                                                                                                                                                                                 |
| SignalTap logic analysis       | Full support                                                                                                                                               | Full support                                                                                                                                                                                                                                                                                                                                                                                                                                                 |
| 32/64-Bit, 33-MHz PCI          | Full compliance in -1, -2 speed grades                                                                                                                     | Full compliance in -1, -2 speed grades                                                                                                                                                                                                                                                                                                                                                                                                                       |
| 32/64-Bit, 66-MHz PCI          | -                                                                                                                                                          | Full compliance in -1 speed grade                                                                                                                                                                                                                                                                                                                                                                                                                            |
| MultiVolt I/O                  | 2.5-V or 3.3-V $V_{CCIO}$<br>$V_{CCIO}$ selected for device<br>Certain devices are 5.0-V tolerant                                                          | 1.8-V, 2.5-V, or 3.3-V $V_{CCIO}$<br>$V_{CCIO}$ selected block-by-block<br>5.0-V tolerant with use of external resistor                                                                                                                                                                                                                                                                                                                                      |
| ClockLock support              | Clock delay reduction<br>2× and 4× clock multiplication                                                                                                    | Clock delay reduction<br>$m/(n \times v)$ or $m/(n \times k)$ clock multiplication<br>Drive ClockLock output off-chip<br>External clock feedback<br>ClockShift<br>LVDS support<br>Up to four PLLs<br>ClockShift, clock phase adjustment                                                                                                                                                                                                                      |
| Dedicated clock and input pins | Six                                                                                                                                                        | Eight                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| I/O standard support           | 2.5-V, 3.3-V, 5.0-V I/O<br>3.3-V PCI<br>Low-voltage complementary metal-oxide semiconductor (LVCMOS)<br>Low-voltage transistor-to-transistor logic (LVTTL) | 1.8-V, 2.5-V, 3.3-V, 5.0-V I/O<br>2.5-V I/O<br>3.3-V PCI and PCI-X<br>3.3-V Advanced Graphics Port (AGP)<br>Center tap terminated (CTT)<br>GTL+<br>LVCMOS<br>LVTTL<br>True-LVDS and LVPECL data pins (in EP20K300E and larger devices)<br>LVDS and LVPECL signaling (in all BGA and FineLine BGA devices)<br>LVDS and LVPECL data pins up to 156 Mbps (in -1 speed grade devices)<br>HSTL Class I<br>PCI-X<br>SSTL-2 Class I and II<br>SSTL-3 Class I and II |
| Memory support                 | Dual-port RAM<br>FIFO<br>RAM<br>ROM                                                                                                                        | CAM<br>Dual-port RAM<br>FIFO<br>RAM<br>ROM                                                                                                                                                                                                                                                                                                                                                                                                                   |

All APEX 20K devices are reconfigurable and are 100% tested prior to shipment. As a result, test vectors do not have to be generated for fault coverage purposes. Instead, the designer can focus on simulation and design verification. In addition, the designer does not need to manage inventories of different application-specific integrated circuit (ASIC) designs; APEX 20K devices can be configured on the board for the specific functionality required.

APEX 20K devices are configured at system power-up with data stored in an Altera serial configuration device or provided by a system controller. Altera offers in-system programmability (ISP)-capable EPC1, EPC2, and EPC16 configuration devices, which configure APEX 20K devices via a serial data stream. Moreover, APEX 20K devices contain an optimized interface that permits microprocessors to configure APEX 20K devices serially or in parallel, and synchronously or asynchronously. The interface also enables microprocessors to treat APEX 20K devices as memory and configure the device by writing to a virtual memory location, making reconfiguration easy.

After an APEX 20K device has been configured, it can be reconfigured in-circuit by resetting the device and loading new data. Real-time changes can be made during system operation, enabling innovative reconfigurable computing applications.

APEX 20K devices are supported by the Altera Quartus II development system, a single, integrated package that offers HDL and schematic design entry, compilation and logic synthesis, full simulation and worst-case timing analysis, SignalTap logic analysis, and device configuration. The Quartus II software runs on Windows-based PCs, Sun SPARCstations, and HP 9000 Series 700/800 workstations.

The Quartus II software provides NativeLink interfaces to other industry-standard PC- and UNIX workstation-based EDA tools. For example, designers can invoke the Quartus II software from within third-party design tools. Further, the Quartus II software contains built-in optimized synthesis libraries; synthesis tools can use these libraries to optimize designs for APEX 20K devices. For example, the Synopsys Design Compiler library, supplied with the Quartus II development system, includes DesignWare functions optimized for the APEX 20K architecture.


## Cascade Chain

With the cascade chain, the APEX 20K architecture can implement functions with a very wide fan-in. Adjacent LUTs can compute portions of a function in parallel; the cascade chain serially connects the intermediate values. The cascade chain can use a logical AND or logical OR (via De Morgan's inversion) to connect the outputs of adjacent LEs. Each additional LE provides four more inputs to the effective width of a function, with a short cascade delay. Cascade chain logic can be created automatically by the Quartus II software Compiler during design processing, or manually by the designer during design entry.


Cascade chains longer than ten LEs are implemented automatically by linking LABs together. For enhanced fitting, a long cascade chain skips alternate LABs in a MegaLAB structure. A cascade chain longer than one LAB skips either from an even-numbered LAB to the next even-numbered LAB, or from an odd-numbered LAB to the next odd-numbered LAB. For example, the last LE of the first LAB in the upper-left MegaLAB structure carries to the first LE of the third LAB in the MegaLAB structure. Figure 7 shows how the cascade function can connect adjacent LEs to form functions with a wide fan-in.

**Figure 7. APEX 20K Cascade Chain**

**AND Cascade Chain**



**OR Cascade Chain**



### Normal Mode

The normal mode is suitable for general logic applications, combinatorial functions, or wide decoding functions that can take advantage of a cascade chain. In normal mode, four data inputs from the LAB local interconnect and the carry-in are inputs to a four-input LUT. The Quartus II software Compiler automatically selects the carry-in or the DATA3 signal as one of the inputs to the LUT. The LUT output can be combined with the cascade-in signal to form a cascade chain through the cascade-out signal. LEs in normal mode support packed registers.

### Arithmetic Mode

The arithmetic mode is ideal for implementing adders, accumulators, and comparators. An LE in arithmetic mode uses two 3-input LUTs. One LUT computes a three-input function; the other generates a carry output. As shown in [Figure 8](#), the first LUT uses the carry-in signal and two data inputs from the LAB local interconnect to generate a combinatorial or registered output. For example, when implementing an adder, this output is the sum of three signals: DATA1, DATA2, and carry-in. The second LUT uses the same three signals to generate a carry-out signal, thereby creating a carry chain. The arithmetic mode also supports simultaneous use of the cascade chain. LEs in arithmetic mode can drive out registered and unregistered versions of the LUT output.

The Quartus II software implements parameterized functions that use the arithmetic mode automatically where appropriate; the designer does not need to specify how the carry chain will be used.


### Counter Mode

The counter mode offers clock enable, counter enable, synchronous up/down control, synchronous clear, and synchronous load options. The counter enable and synchronous up/down control signals are generated from the data inputs of the LAB local interconnect. The synchronous clear and synchronous load options are LAB-wide signals that affect all registers in the LAB. Consequently, if any of the LEs in an LAB use the counter mode, other LEs in that LAB must be used as part of the same counter or be used for a combinatorial function. The Quartus II software automatically places any registers that are not used by the counter into other LABs.

## Read/Write Clock Mode

The read/write clock mode contains two clocks. One clock controls all registers associated with writing: data input, WE, and write address. The other clock controls all registers associated with reading: read enable (RE), read address, and data output. The ESB also supports clock enable and asynchronous clear signals; these signals also control the read and write registers independently. Read/write clock mode is commonly used for applications where reads and writes occur at different system frequencies. Figure 20 shows the ESB in read/write clock mode.


**Figure 20. ESB in Read/Write Clock Mode** *Note (1)*



### Notes to Figure 20:


- (1) All registers can be cleared asynchronously by ESB local interconnect signals, global signals, or the chip-wide reset.
- (2) APEX 20KE devices have four dedicated clocks.

**Figure 25. APEX 20K Bidirectional I/O Registers** *Note (1)*



**Note to Figure 25:**

(1) The output enable and input registers are LE registers in the LAB adjacent to the bidirectional pin.

**Figure 29. APEX 20KE I/O Banks**

**Notes to Figure 29:**

- (1) For more information on placing I/O pins in LVDS blocks, refer to the *Guidelines for Using LVDS Blocks* section in *Application Note 120 (Using LVDS in APEX 20KE Devices)*.
- (2) If the LVDS input and output blocks are not used for LVDS, they can support all of the I/O standards and can be used as input, output, or bidirectional pins with  $V_{CCIO}$  set to 3.3 V, 2.5 V, or 1.8 V.

## Power Sequencing & Hot Socketing

Because APEX 20K and APEX 20KE devices can be used in a mixed-voltage environment, they have been designed specifically to tolerate any possible power-up sequence. Therefore, the  $V_{CCIO}$  and  $V_{CCINT}$  power supplies may be powered in any order.



For more information, please refer to the "Power Sequencing Considerations" section in the *Configuring APEX 20KE & APEX 20KC Devices* chapter of the *Configuration Devices Handbook*.

Signals can be driven into APEX 20K devices before and during power-up without damaging the device. In addition, APEX 20K devices do not drive out during power-up. Once operating conditions are reached and the device is configured, APEX 20K and APEX 20KE devices operate as specified by the user.

For designs that require both a multiplied and non-multiplied clock, the clock trace on the board can be connected to CLK2p. Table 14 shows the combinations supported by the ClockLock and ClockBoost circuitry. The CLK2p pin can feed both the ClockLock and ClockBoost circuitry in the APEX 20K device. However, when both circuits are used, the other clock pin (CLK1p) cannot be used.

**Table 14. Multiplication Factor Combinations**

| Clock 1    | Clock 2 |
|------------|---------|
| ×1         | ×1      |
| ×1, ×2     | ×2      |
| ×1, ×2, ×4 | ×4      |

## APEX 20KE ClockLock Feature

APEX 20KE devices include an enhanced ClockLock feature set. These devices include up to four PLLs, which can be used independently. Two PLLs are designed for either general-purpose use or LVDS use (on devices that support LVDS I/O pins). The remaining two PLLs are designed for general-purpose use. The EP20K200E and smaller devices have two PLLs; the EP20K300E and larger devices have four PLLs.

The following sections describe some of the features offered by the APEX 20KE PLLs.

### External PLL Feedback

The ClockLock circuit's output can be driven off-chip to clock other devices in the system; further, the feedback loop of the PLL can be routed off-chip. This feature allows the designer to exercise fine control over the I/O interface between the APEX 20KE device and another high-speed device, such as SDRAM.

### Clock Multiplication

The APEX 20KE ClockBoost circuit can multiply or divide clocks by a programmable number. The clock can be multiplied by  $m/(n \times k)$  or  $m/(n \times v)$ , where  $m$  and  $k$  range from 2 to 160, and  $n$  and  $v$  range from 1 to 16. Clock multiplication and division can be used for time-domain multiplexing and other functions, which can reduce design LE requirements.

**Table 15. APEX 20K ClockLock & ClockBoost Parameters for -1 Speed-Grade Devices (Part 2 of 2)**

| Symbol                | Parameter                                                        | Min | Max | Unit |
|-----------------------|------------------------------------------------------------------|-----|-----|------|
| $t_{\text{SKEW}}$     | Skew delay between related ClockLock/ClockBoost-generated clocks |     | 500 | ps   |
| $t_{\text{JITTER}}$   | Jitter on ClockLock/ClockBoost-generated clock (5)               |     | 200 | ps   |
| $t_{\text{INCLKSTB}}$ | Input clock stability (measured between adjacent clocks)         |     | 50  | ps   |

**Notes to Table 15:**

- (1) The PLL input frequency range for the EP20K100-1X device for 1x multiplication is 25 MHz to 175 MHz.
- (2) All input clock specifications must be met. The PLL may not lock onto an incoming clock if the clock specifications are not met, creating an erroneous clock within the device.
- (3) During device configuration, the ClockLock and ClockBoost circuitry is configured first. If the incoming clock is supplied during configuration, the ClockLock and ClockBoost circuitry locks during configuration, because the lock time is less than the configuration time.
- (4) The jitter specification is measured under long-term observation.
- (5) If the input clock stability is 100 ps,  $t_{\text{JITTER}}$  is 250 ps.

Table 16 summarizes the APEX 20K ClockLock and ClockBoost parameters for -2 speed grade devices.

**Table 16. APEX 20K ClockLock & ClockBoost Parameters for -2 Speed Grade Devices**

| Symbol                | Parameter                                                                                                                  | Min | Max        | Unit |
|-----------------------|----------------------------------------------------------------------------------------------------------------------------|-----|------------|------|
| $f_{\text{OUT}}$      | Output frequency                                                                                                           | 25  | 170        | MHz  |
| $f_{\text{CLK1}}$     | Input clock frequency (ClockBoost clock multiplication factor equals 1)                                                    | 25  | 170        | MHz  |
| $f_{\text{CLK2}}$     | Input clock frequency (ClockBoost clock multiplication factor equals 2)                                                    | 16  | 80         | MHz  |
| $f_{\text{CLK4}}$     | Input clock frequency (ClockBoost clock multiplication factor equals 4)                                                    | 10  | 34         | MHz  |
| $t_{\text{OUTDUTY}}$  | Duty cycle for ClockLock/ClockBoost-generated clock                                                                        | 40  | 60         | %    |
| $f_{\text{CLKDEV}}$   | Input deviation from user specification in the Quartus II software (ClockBoost clock multiplication factor equals one) (1) |     | 25,000 (2) | PPM  |
| $t_{\text{R}}$        | Input rise time                                                                                                            |     | 5          | ns   |
| $t_{\text{F}}$        | Input fall time                                                                                                            |     | 5          | ns   |
| $t_{\text{LOCK}}$     | Time required for ClockLock/ ClockBoost to acquire lock (3)                                                                |     | 10         | μs   |
| $t_{\text{SKEW}}$     | Skew delay between related ClockLock/ ClockBoost-generated clock                                                           | 500 | 500        | ps   |
| $t_{\text{JITTER}}$   | Jitter on ClockLock/ ClockBoost-generated clock (4)                                                                        |     | 200        | ps   |
| $t_{\text{INCLKSTB}}$ | Input clock stability (measured between adjacent clocks)                                                                   |     | 50         | ps   |

**Notes to Table 16:**

- (1) To implement the ClockLock and ClockBoost circuitry with the Quartus II software, designers must specify the input frequency. The Quartus II software tunes the PLL in the ClockLock and ClockBoost circuitry to this frequency. The  $f_{CLKDEV}$  parameter specifies how much the incoming clock can differ from the specified frequency during device operation. Simulation does not reflect this parameter.
- (2) Twenty-five thousand parts per million (PPM) equates to 2.5% of input clock period.
- (3) During device configuration, the ClockLock and ClockBoost circuitry is configured before the rest of the device. If the incoming clock is supplied during configuration, the ClockLock and ClockBoost circuitry locks during configuration because the  $t_{LOCK}$  value is less than the time required for configuration.
- (4) The  $t_{JITTER}$  specification is measured under long-term observation.

Tables 17 and 18 summarize the ClockLock and ClockBoost parameters for APEX 20KE devices.

| <b>Table 17. APEX 20KE ClockLock &amp; ClockBoost Parameters</b> <i>Note (1)</i> |                                                           |                   |            |            |                        |              |
|----------------------------------------------------------------------------------|-----------------------------------------------------------|-------------------|------------|------------|------------------------|--------------|
| <b>Symbol</b>                                                                    | <b>Parameter</b>                                          | <b>Conditions</b> | <b>Min</b> | <b>Typ</b> | <b>Max</b>             | <b>Unit</b>  |
| $t_R$                                                                            | Input rise time                                           |                   |            |            | 5                      | ns           |
| $t_F$                                                                            | Input fall time                                           |                   |            |            | 5                      | ns           |
| $t_{INDUTY}$                                                                     | Input duty cycle                                          |                   | 40         |            | 60                     | %            |
| $t_{INJITTER}$                                                                   | Input jitter peak-to-peak                                 |                   |            |            | 2% of input period     | peak-to-peak |
| $t_{OUTJITTER}$                                                                  | Jitter on ClockLock or ClockBoost-generated clock         |                   |            |            | 0.35% of output period | RMS          |
| $t_{OUTDUTY}$                                                                    | Duty cycle for ClockLock or ClockBoost-generated clock    |                   | 45         |            | 55                     | %            |
| $t_{LOCK}$ (2), (3)                                                              | Time required for ClockLock or ClockBoost to acquire lock |                   |            |            | 40                     | μs           |

**Table 18. APEX 20KE Clock Input & Output Parameters** (Part 2 of 2) *Note (1)*

| Symbol   | Parameter             | I/O Standard    | -1X Speed Grade |     | -2X Speed Grade |     | Units |
|----------|-----------------------|-----------------|-----------------|-----|-----------------|-----|-------|
|          |                       |                 | Min             | Max | Min             | Max |       |
| $f_{IN}$ | Input clock frequency | 3.3-V LVTTL     | 1.5             | 290 | 1.5             | 257 | MHz   |
|          |                       | 2.5-V LVTTL     | 1.5             | 281 | 1.5             | 250 | MHz   |
|          |                       | 1.8-V LVTTL     | 1.5             | 272 | 1.5             | 243 | MHz   |
|          |                       | GTL+            | 1.5             | 303 | 1.5             | 261 | MHz   |
|          |                       | SSTL-2 Class I  | 1.5             | 291 | 1.5             | 253 | MHz   |
|          |                       | SSTL-2 Class II | 1.5             | 291 | 1.5             | 253 | MHz   |
|          |                       | SSTL-3 Class I  | 1.5             | 300 | 1.5             | 260 | MHz   |
|          |                       | SSTL-3 Class II | 1.5             | 300 | 1.5             | 260 | MHz   |
|          |                       | LVDS            | 1.5             | 420 | 1.5             | 350 | MHz   |

**Notes to Tables 17 and 18:**


- (1) All input clock specifications must be met. The PLL may not lock onto an incoming clock if the clock specifications are not met, creating an erroneous clock within the device.
- (2) The maximum lock time is 40  $\mu$ s or 2000 input clock cycles, whichever occurs first.
- (3) Before configuration, the PLL circuits are disable and powered down. During configuration, the PLLs are still disabled. The PLLs begin to lock once the device is in the user mode. If the clock enable feature is used, lock begins once the CLKLK\_ENA pin goes high in user mode.
- (4) The PLL VCO operating range is 200 MHz  $\delta$   $f_{VCO}$   $\delta$  840 MHz for LVDS mode.

## SignalTap Embedded Logic Analyzer

APEX 20K devices include device enhancements to support the SignalTap embedded logic analyzer. By including this circuitry, the APEX 20K device provides the ability to monitor design operation over a period of time through the IEEE Std. 1149.1 (JTAG) circuitry; a designer can analyze internal logic at speed without bringing internal signals to the I/O pins. This feature is particularly important for advanced packages such as FineLine BGA packages because adding a connection to a pin during the debugging process can be difficult after a board is designed and manufactured.

Figure 35 shows the output drive characteristics of APEX 20KE devices.

**Figure 35. Output Drive Characteristics of APEX 20KE Devices** *Note (1)*



**Note to Figure 35:**

(1) These are transient (AC) currents.

## Timing Model

The high-performance FastTrack and MegaLAB interconnect routing resources ensure predictable performance, accurate simulation, and accurate timing analysis. This predictable performance contrasts with that of FPGAs, which use a segmented connection scheme and therefore have unpredictable performance.

Note to [Tables 32 and 33](#):

(1) These timing parameters are sample-tested only.

[Tables 34 through 37](#) show APEX 20KE LE, ESB, routing, and functional timing microparameters for the  $f_{MAX}$  timing model.

**Table 34. APEX 20KE LE Timing Microparameters**

| Symbol    | Parameter                           |
|-----------|-------------------------------------|
| $t_{SU}$  | LE register setup time before clock |
| $t_H$     | LE register hold time after clock   |
| $t_{CO}$  | LE register clock-to-output delay   |
| $t_{LUT}$ | LUT delay for data-in to data-out   |

**Table 35. APEX 20KE ESB Timing Microparameters**

| Symbol           | Parameter                                                            |
|------------------|----------------------------------------------------------------------|
| $t_{ESBARC}$     | ESB Asynchronous read cycle time                                     |
| $t_{ESBSRC}$     | ESB Synchronous read cycle time                                      |
| $t_{ESBAWC}$     | ESB Asynchronous write cycle time                                    |
| $t_{ESBSWC}$     | ESB Synchronous write cycle time                                     |
| $t_{ESBWASU}$    | ESB write address setup time with respect to WE                      |
| $t_{ESBWAH}$     | ESB write address hold time with respect to WE                       |
| $t_{ESBWDSDU}$   | ESB data setup time with respect to WE                               |
| $t_{ESBWDH}$     | ESB data hold time with respect to WE                                |
| $t_{ESBRASU}$    | ESB read address setup time with respect to RE                       |
| $t_{ESBRAH}$     | ESB read address hold time with respect to RE                        |
| $t_{ESBWESU}$    | ESB WE setup time before clock when using input register             |
| $t_{ESBWEH}$     | ESB WE hold time after clock when using input register               |
| $t_{ESBDATASU}$  | ESB data setup time before clock when using input register           |
| $t_{ESBDATAH}$   | ESB data hold time after clock when using input register             |
| $t_{ESBWADDRSU}$ | ESB write address setup time before clock when using input registers |
| $t_{ESBRADDRSU}$ | ESB read address setup time before clock when using input registers  |
| $t_{ESBDATACO1}$ | ESB clock-to-output delay when using output registers                |
| $t_{ESBDATACO2}$ | ESB clock-to-output delay without output registers                   |
| $t_{ESBDD}$      | ESB data-in to data-out delay for RAM mode                           |
| $t_{PD}$         | ESB Macrocell input to non-registered output                         |
| $t_{PTERMSU}$    | ESB Macrocell register setup time before clock                       |
| $t_{PTERMCO}$    | ESB Macrocell register clock-to-output delay                         |

**Table 41. EP20K200  $f_{MAX}$  Timing Parameters**

| Symbol           | -1 Speed Grade |     | -2 Speed Grade |     | -3 Speed Grade |     | Units |
|------------------|----------------|-----|----------------|-----|----------------|-----|-------|
|                  | Min            | Max | Min            | Max | Min            | Max |       |
| $t_{SU}$         | 0.5            |     | 0.6            |     | 0.8            |     | ns    |
| $t_H$            | 0.7            |     | 0.8            |     | 1.0            |     | ns    |
| $t_{CO}$         |                | 0.3 |                | 0.4 |                | 0.5 | ns    |
| $t_{LUT}$        |                | 0.8 |                | 1.0 |                | 1.3 | ns    |
| $t_{ESBRC}$      |                | 1.7 |                | 2.1 |                | 2.4 | ns    |
| $t_{ESBWC}$      |                | 5.7 |                | 6.9 |                | 8.1 | ns    |
| $t_{ESBWESU}$    | 3.3            |     | 3.9            |     | 4.6            |     | ns    |
| $t_{ESBDATASU}$  | 2.2            |     | 2.7            |     | 3.1            |     | ns    |
| $t_{ESBDATAH}$   | 0.6            |     | 0.8            |     | 0.9            |     | ns    |
| $t_{ESBADDRSU}$  | 2.4            |     | 2.9            |     | 3.3            |     | ns    |
| $t_{ESBDATACO1}$ |                | 1.3 |                | 1.6 |                | 1.8 | ns    |
| $t_{ESBDATACO2}$ |                | 2.6 |                | 3.1 |                | 3.6 | ns    |
| $t_{ESBDD}$      |                | 2.5 |                | 3.3 |                | 3.6 | ns    |
| $t_{PD}$         |                | 2.5 |                | 3.0 |                | 3.6 | ns    |
| $t_{PTERMSU}$    | 2.3            |     | 2.7            |     | 3.2            |     | ns    |
| $t_{PTERMCO}$    |                | 1.5 |                | 1.8 |                | 2.1 | ns    |
| $t_{F1-4}$       |                | 0.5 |                | 0.6 |                | 0.7 | ns    |
| $t_{F5-20}$      |                | 1.6 |                | 1.7 |                | 1.8 | ns    |
| $t_{F20+}$       |                | 2.2 |                | 2.2 |                | 2.3 | ns    |
| $t_{CH}$         | 2.0            |     | 2.5            |     | 3.0            |     | ns    |
| $t_{CL}$         | 2.0            |     | 2.5            |     | 3.0            |     | ns    |
| $t_{CLRP}$       | 0.3            |     | 0.4            |     | 0.4            |     | ns    |
| $t_{PREP}$       | 0.4            |     | 0.5            |     | 0.5            |     | ns    |
| $t_{ESBCH}$      | 2.0            |     | 2.5            |     | 3.0            |     | ns    |
| $t_{ESBCL}$      | 2.0            |     | 2.5            |     | 3.0            |     | ns    |
| $t_{ESBWP}$      | 1.6            |     | 1.9            |     | 2.2            |     | ns    |
| $t_{ESBRP}$      | 1.0            |     | 1.3            |     | 1.4            |     | ns    |

**Table 43. EP20K100 External Timing Parameters**

| Symbol                 | -1 Speed Grade |     | -2 Speed Grade |     | -3 Speed Grade |     | Unit |
|------------------------|----------------|-----|----------------|-----|----------------|-----|------|
|                        | Min            | Max | Min            | Max | Min            | Max |      |
| t <sub>INSU</sub> (1)  | 2.3            |     | 2.8            |     | 3.2            |     | ns   |
| t <sub>INH</sub> (1)   | 0.0            |     | 0.0            |     | 0.0            |     | ns   |
| t <sub>OUTCO</sub> (1) | 2.0            | 4.5 | 2.0            | 4.9 | 2.0            | 6.6 | ns   |
| t <sub>INSU</sub> (2)  | 1.1            |     | 1.2            |     | —              |     | ns   |
| t <sub>INH</sub> (2)   | 0.0            |     | 0.0            |     | —              |     | ns   |
| t <sub>OUTCO</sub> (2) | 0.5            | 2.7 | 0.5            | 3.1 | —              | 4.8 | ns   |

**Table 44. EP20K100 External Bidirectional Timing Parameters**

| Symbol                      | -1 Speed Grade |     | -2 Speed Grade |     | -3 Speed Grade |     | Unit |
|-----------------------------|----------------|-----|----------------|-----|----------------|-----|------|
|                             | Min            | Max | Min            | Max | Min            | Max |      |
| t <sub>INSUBIDIR</sub> (1)  | 2.3            |     | 2.8            |     | 3.2            |     | ns   |
| t <sub>INHBIDIR</sub> (1)   | 0.0            |     | 0.0            |     | 0.0            |     | ns   |
| t <sub>OUTCOBIDIR</sub> (1) | 2.0            | 4.5 | 2.0            | 4.9 | 2.0            | 6.6 | ns   |
| t <sub>XZBIDIR</sub> (1)    |                | 5.0 |                | 5.9 |                | 6.9 | ns   |
| t <sub>ZXBIDIR</sub> (1)    |                | 5.0 |                | 5.9 |                | 6.9 | ns   |
| t <sub>INSUBIDIR</sub> (2)  | 1.0            |     | 1.2            |     | —              |     | ns   |
| t <sub>INHBIDIR</sub> (2)   | 0.0            |     | 0.0            |     | —              |     | ns   |
| t <sub>OUTCOBIDIR</sub> (2) | 0.5            | 2.7 | 0.5            | 3.1 | —              | —   | ns   |
| t <sub>XZBIDIR</sub> (2)    |                | 4.3 |                | 5.0 |                | —   | ns   |
| t <sub>ZXBIDIR</sub> (2)    |                | 4.3 |                | 5.0 |                | —   | ns   |

**Table 45. EP20K200 External Timing Parameters**

| Symbol                 | -1 Speed Grade |     | -2 Speed Grade |     | -3 Speed Grade |     | Unit |
|------------------------|----------------|-----|----------------|-----|----------------|-----|------|
|                        | Min            | Max | Min            | Max | Min            | Max |      |
| t <sub>INSU</sub> (1)  | 1.9            |     | 2.3            |     | 2.6            |     | ns   |
| t <sub>INH</sub> (1)   | 0.0            |     | 0.0            |     | 0.0            |     | ns   |
| t <sub>OUTCO</sub> (1) | 2.0            | 4.6 | 2.0            | 5.6 | 2.0            | 6.8 | ns   |
| t <sub>INSU</sub> (2)  | 1.1            |     | 1.2            |     | —              |     | ns   |
| t <sub>INH</sub> (2)   | 0.0            |     | 0.0            |     | —              |     | ns   |
| t <sub>OUTCO</sub> (2) | 0.5            | 2.7 | 0.5            | 3.1 | —              | —   | ns   |

**Table 78. EP20K200E External Bidirectional Timing Parameters**

| Symbol                     | -1   |      | -2   |      | -3   |      | Unit |
|----------------------------|------|------|------|------|------|------|------|
|                            | Min  | Max  | Min  | Max  | Min  | Max  |      |
| $t_{\text{INSUBIDIR}}$     | 2.81 |      | 3.19 |      | 3.54 |      | ns   |
| $t_{\text{INHBIDIR}}$      | 0.00 |      | 0.00 |      | 0.00 |      | ns   |
| $t_{\text{OUTCOBIDIR}}$    | 2.00 | 5.12 | 2.00 | 5.62 | 2.00 | 6.11 | ns   |
| $t_{\text{XZBIDIR}}$       |      | 7.51 |      | 8.32 |      | 8.67 | ns   |
| $t_{\text{ZXBIDIR}}$       |      | 7.51 |      | 8.32 |      | 8.67 | ns   |
| $t_{\text{INSUBIDIRPLL}}$  | 3.30 |      | 3.64 |      | -    |      | ns   |
| $t_{\text{INHBIDIRPLL}}$   | 0.00 |      | 0.00 |      | -    |      | ns   |
| $t_{\text{OUTCOBIDIRPLL}}$ | 0.50 | 3.01 | 0.50 | 3.36 | -    | -    | ns   |
| $t_{\text{XZBIDIRPLL}}$    |      | 5.40 |      | 6.05 |      | -    | ns   |
| $t_{\text{ZXBIDIRPLL}}$    |      | 5.40 |      | 6.05 |      | -    | ns   |

Tables 79 through 84 describe  $f_{\text{MAX}}$  LE Timing Microparameters,  $f_{\text{MAX}}$  ESB Timing Microparameters,  $f_{\text{MAX}}$  Routing Delays, Minimum Pulse Width Timing Parameters, External Timing Parameters, and External Bidirectional Timing Parameters for EP20K300E APEX 20KE devices.

**Table 79. EP20K300E  $f_{\text{MAX}}$  LE Timing Microparameters**

| Symbol           | -1   |      | -2   |      | -3   |      | Unit |
|------------------|------|------|------|------|------|------|------|
|                  | Min  | Max  | Min  | Max  | Min  | Max  |      |
| $t_{\text{SU}}$  | 0.16 |      | 0.17 |      | 0.18 |      | ns   |
| $t_{\text{H}}$   | 0.31 |      | 0.33 |      | 0.38 |      | ns   |
| $t_{\text{CO}}$  |      | 0.28 |      | 0.38 |      | 0.51 | ns   |
| $t_{\text{LUT}}$ |      | 0.79 |      | 1.07 |      | 1.43 | ns   |

**Table 86. EP20K400E  $t_{MAX}$  ESB Timing Microparameters**

| Symbol           | -1 Speed Grade |      | -2 Speed Grade |      | -3 Speed Grade |      | Unit |
|------------------|----------------|------|----------------|------|----------------|------|------|
|                  | Min            | Max  | Min            | Max  | Min            | Max  |      |
| $t_{ESBARC}$     |                | 1.67 |                | 1.91 |                | 1.99 | ns   |
| $t_{ESBSRC}$     |                | 2.30 |                | 2.66 |                | 2.93 | ns   |
| $t_{ESBAWC}$     |                | 3.09 |                | 3.58 |                | 3.99 | ns   |
| $t_{ESBSWC}$     |                | 3.01 |                | 3.65 |                | 4.05 | ns   |
| $t_{ESBWASU}$    | 0.54           |      | 0.63           |      | 0.65           |      | ns   |
| $t_{ESBWAH}$     | 0.36           |      | 0.43           |      | 0.42           |      | ns   |
| $t_{ESBWDSU}$    | 0.69           |      | 0.77           |      | 0.84           |      | ns   |
| $t_{ESBWDH}$     | 0.36           |      | 0.43           |      | 0.42           |      | ns   |
| $t_{ESBRASU}$    | 1.61           |      | 1.77           |      | 1.86           |      | ns   |
| $t_{ESBRAH}$     | 0.00           |      | 0.00           |      | 0.01           |      | ns   |
| $t_{ESBWESU}$    | 1.35           |      | 1.47           |      | 1.61           |      | ns   |
| $t_{ESBWEH}$     | 0.00           |      | 0.00           |      | 0.00           |      | ns   |
| $t_{ESBDATASU}$  | -0.18          |      | -0.30          |      | -0.27          |      | ns   |
| $t_{ESBDATAH}$   | 0.13           |      | 0.13           |      | 0.13           |      | ns   |
| $t_{ESBWADDRSU}$ | -0.02          |      | -0.11          |      | -0.03          |      | ns   |
| $t_{ESBRADDRSU}$ | 0.06           |      | -0.01          |      | -0.05          |      | ns   |
| $t_{ESBDATACO1}$ |                | 1.16 |                | 1.40 |                | 1.54 | ns   |
| $t_{ESBDATACO2}$ |                | 2.18 |                | 2.55 |                | 2.85 | ns   |
| $t_{ESBDD}$      |                | 2.73 |                | 3.17 |                | 3.58 | ns   |
| $t_{PD}$         |                | 1.57 |                | 1.83 |                | 2.07 | ns   |
| $t_{PTERMSU}$    | 0.92           |      | 0.99           |      | 1.18           |      | ns   |
| $t_{PTERMCO}$    |                | 1.18 |                | 1.43 |                | 1.17 | ns   |

**Table 94. EP20K600E Minimum Pulse Width Timing Parameters**

| Symbol             | -1 Speed Grade |     | -2 Speed Grade |     | -3 Speed Grade |     | Unit |
|--------------------|----------------|-----|----------------|-----|----------------|-----|------|
|                    | Min            | Max | Min            | Max | Min            | Max |      |
| t <sub>CH</sub>    | 2.00           |     | 2.50           |     | 2.75           |     | ns   |
| t <sub>CL</sub>    | 2.00           |     | 2.50           |     | 2.75           |     | ns   |
| t <sub>CLRP</sub>  | 0.18           |     | 0.26           |     | 0.34           |     | ns   |
| t <sub>PREP</sub>  | 0.18           |     | 0.26           |     | 0.34           |     | ns   |
| t <sub>ESBCH</sub> | 2.00           |     | 2.50           |     | 2.75           |     | ns   |
| t <sub>ESBCL</sub> | 2.00           |     | 2.50           |     | 2.75           |     | ns   |
| t <sub>ESBWP</sub> | 1.17           |     | 1.68           |     | 2.18           |     | ns   |
| t <sub>ESBRP</sub> | 0.95           |     | 1.35           |     | 1.76           |     | ns   |

**Table 95. EP20K600E External Timing Parameters**

| Symbol                | -1 Speed Grade |      | -2 Speed Grade |      | -3 Speed Grade |      | Unit |
|-----------------------|----------------|------|----------------|------|----------------|------|------|
|                       | Min            | Max  | Min            | Max  | Min            | Max  |      |
| t <sub>INSU</sub>     | 2.74           |      | 2.74           |      | 2.87           |      | ns   |
| t <sub>INH</sub>      | 0.00           |      | 0.00           |      | 0.00           |      | ns   |
| t <sub>OUTCO</sub>    | 2.00           | 5.51 | 2.00           | 6.06 | 2.00           | 6.61 | ns   |
| t <sub>INSUPLL</sub>  | 1.86           |      | 1.96           |      | -              |      | ns   |
| t <sub>INHPLL</sub>   | 0.00           |      | 0.00           |      | -              |      | ns   |
| t <sub>OUTCOPLL</sub> | 0.50           | 2.62 | 0.50           | 2.91 | -              | -    | ns   |

**Table 96. EP20K600E External Bidirectional Timing Parameters**

| Symbol                     | -1 Speed Grade |      | -2 Speed Grade |      | -3 Speed Grade |      | Unit |
|----------------------------|----------------|------|----------------|------|----------------|------|------|
|                            | Min            | Max  | Min            | Max  | Min            | Max  |      |
| t <sub>INSUBIDIR</sub>     | 0.64           |      | 0.98           |      | 1.08           |      | ns   |
| t <sub>INHBIDIR</sub>      | 0.00           |      | 0.00           |      | 0.00           |      | ns   |
| t <sub>OUTCOBIDIR</sub>    | 2.00           | 5.51 | 2.00           | 6.06 | 2.00           | 6.61 | ns   |
| t <sub>XZBIDIR</sub>       |                | 6.10 |                | 6.74 |                | 7.10 | ns   |
| t <sub>ZXBIDIR</sub>       |                | 6.10 |                | 6.74 |                | 7.10 | ns   |
| t <sub>INSUBIDIRPLL</sub>  | 2.26           |      | 2.68           |      | -              |      | ns   |
| t <sub>INHBIDIRPLL</sub>   | 0.00           |      | 0.00           |      | -              |      | ns   |
| t <sub>OUTCOBIDIRPLL</sub> | 0.50           | 2.62 | 0.50           | 2.91 | -              | -    | ns   |
| t <sub>XZBIDIRPLL</sub>    |                | 3.21 |                | 3.59 |                | -    | ns   |
| t <sub>ZXBIDIRPLL</sub>    |                | 3.21 |                | 3.59 |                | -    | ns   |

**Table 108. EP20K1500E External Bidirectional Timing Parameters**

| Symbol                     | -1 Speed Grade |      | -2 Speed Grade |      | -3 Speed Grade |      | Unit |
|----------------------------|----------------|------|----------------|------|----------------|------|------|
|                            | Min            | Max  | Min            | Max  | Min            | Max  |      |
| $t_{\text{INSUBIDIR}}$     | 3.47           |      | 3.68           |      | 3.99           |      | ns   |
| $t_{\text{INHBIDIR}}$      | 0.00           |      | 0.00           |      | 0.00           |      | ns   |
| $t_{\text{OUTCOBIDIR}}$    | 2.00           | 6.18 | 2.00           | 6.81 | 2.00           | 7.36 | ns   |
| $t_{\text{XZBIDIR}}$       |                | 6.91 |                | 7.62 |                | 8.38 | ns   |
| $t_{\text{ZXBIDIR}}$       |                | 6.91 |                | 7.62 |                | 8.38 | ns   |
| $t_{\text{INSUBIDIRPLL}}$  | 3.05           |      | 3.26           |      |                |      | ns   |
| $t_{\text{INHBIDIRPLL}}$   | 0.00           |      | 0.00           |      |                |      | ns   |
| $t_{\text{OUTCOBIDIRPLL}}$ | 0.50           | 2.67 | 0.50           | 2.99 |                |      | ns   |
| $t_{\text{XZBIDIRPLL}}$    |                | 3.41 |                | 3.80 |                |      | ns   |
| $t_{\text{ZXBIDIRPLL}}$    |                | 3.41 |                | 3.80 |                |      | ns   |

Tables 109 and 110 show selectable I/O standard input and output delays for APEX 20KE devices. If you select an I/O standard input or output delay other than LVCMOS, add or subtract the selected speed grade to or from the LVCMOS value.

**Table 109. Selectable I/O Standard Input Delays**

| Symbol          | -1 Speed Grade |       | -2 Speed Grade |       | -3 Speed Grade |       | Unit |
|-----------------|----------------|-------|----------------|-------|----------------|-------|------|
|                 | Min            | Max   | Min            | Max   | Min            | Max   | Min  |
| LVCMOS          |                | 0.00  |                | 0.00  |                | 0.00  | ns   |
| LVTTTL          |                | 0.00  |                | 0.00  |                | 0.00  | ns   |
| 2.5 V           |                | 0.00  |                | 0.04  |                | 0.05  | ns   |
| 1.8 V           |                | -0.11 |                | 0.03  |                | 0.04  | ns   |
| PCI             |                | 0.01  |                | 0.09  |                | 0.10  | ns   |
| GTL+            |                | -0.24 |                | -0.23 |                | -0.19 | ns   |
| SSTL-3 Class I  |                | -0.32 |                | -0.21 |                | -0.47 | ns   |
| SSTL-3 Class II |                | -0.08 |                | 0.03  |                | -0.23 | ns   |
| SSTL-2 Class I  |                | -0.17 |                | -0.06 |                | -0.32 | ns   |
| SSTL-2 Class II |                | -0.16 |                | -0.05 |                | -0.31 | ns   |
| LVDS            |                | -0.12 |                | -0.12 |                | -0.12 | ns   |
| CTT             |                | 0.00  |                | 0.00  |                | 0.00  | ns   |
| AGP             |                | 0.00  |                | 0.00  |                | 0.00  | ns   |