# E·XFL

## Altera - EP20K200EBC652-2X Datasheet



Welcome to <u>E-XFL.COM</u>

#### Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

#### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

Details	
Product Status	Obsolete
Number of LABs/CLBs	832
Number of Logic Elements/Cells	8320
Total RAM Bits	106496
Number of I/O	376
Number of Gates	526000
Voltage - Supply	1.71V ~ 1.89V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	652-BGA
Supplier Device Package	652-BGA (45x45)
Purchase URL	https://www.e-xfl.com/pro/item?MUrl=&PartUrl=ep20k200ebc652-2x

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Table 5. APEX 20K FineLine BGA Package Options & I/O Count       Notes (1), (2)								
Device	144 Pin	324 Pin	484 Pin	672 Pin	1,020 Pin			
EP20K30E	93	128						
EP20K60E	93	196						
EP20K100		252						
EP20K100E	93	246						
EP20K160E			316					
EP20K200			382					
EP20K200E			376	376				
EP20K300E				408				
EP20K400				502 <i>(3)</i>				
EP20K400E				488 <i>(3)</i>				
EP20K600E				508 <i>(3)</i>	588			
EP20K1000E				508 <i>(3)</i>	708			
EP20K1500E					808			

#### Notes to Tables 4 and 5:

г

- (1) I/O counts include dedicated input and clock pins.
- (2) APEX 20K device package types include thin quad flat pack (TQFP), plastic quad flat pack (PQFP), power quad flat pack (RQFP), 1.27-mm pitch ball-grid array (BGA), 1.00-mm pitch FineLine BGA, and pin-grid array (PGA) packages.
- (3) This device uses a thermally enhanced package, which is taller than the regular package. Consult the *Altera Device Package Information Data Sheet* for detailed package size information.

Table 6. APEX 20K QFP, BGA & PGA Package Sizes									
Feature	144-Pin TQFP	208-Pin QFP	240-Pin QFP	356-Pin BGA	652-Pin BGA	655-Pin PGA			
Pitch (mm)	0.50	0.50	0.50	1.27	1.27	-			
Area (mm <sup>2</sup> )	484	924	1,218	1,225	2,025	3,906			
$\begin{array}{l} \text{Length} \times \text{Width} \\ \text{(mm} \times \text{mm)} \end{array}$	22 × 22	30.4 × 30.4	34.9×34.9	35 × 35	45 × 45	62.5 × 62.5			

Table 7. APEX 20K FineLine BGA Package Sizes								
Feature         144 Pin         324 Pin         484 Pin         672 Pin         1,020 Pin								
Pitch (mm)	1.00	1.00	1.00	1.00	1.00			
Area (mm <sup>2</sup> )	169	361	529	729	1,089			
$\text{Length} \times \text{Width} \text{ (mm} \times \text{mm)}$	13 × 13	19×19	23 × 23	27 × 27	33 × 33			

1

# Functional Description

APEX 20K devices incorporate LUT-based logic, product-term-based logic, and memory into one device. Signal interconnections within APEX 20K devices (as well as to and from device pins) are provided by the FastTrack<sup>®</sup> Interconnect—a series of fast, continuous row and column channels that run the entire length and width of the device.

Each I/O pin is fed by an I/O element (IOE) located at the end of each row and column of the FastTrack Interconnect. Each IOE contains a bidirectional I/O buffer and a register that can be used as either an input or output register to feed input, output, or bidirectional signals. When used with a dedicated clock pin, these registers provide exceptional performance. IOEs provide a variety of features, such as 3.3-V, 64-bit, 66-MHz PCI compliance; JTAG BST support; slew-rate control; and tri-state buffers. APEX 20KE devices offer enhanced I/O support, including support for 1.8-V I/O, 2.5-V I/O, LVCMOS, LVTTL, LVPECL, 3.3-V PCI, PCI-X, LVDS, GTL+, SSTL-2, SSTL-3, HSTL, CTT, and 3.3-V AGP I/O standards.

The ESB can implement a variety of memory functions, including CAM, RAM, dual-port RAM, ROM, and FIFO functions. Embedding the memory directly into the die improves performance and reduces die area compared to distributed-RAM implementations. Moreover, the abundance of cascadable ESBs ensures that the APEX 20K device can implement multiple wide memory blocks for high-density designs. The ESB's high speed ensures it can implement small memory blocks without any speed penalty. The abundance of ESBs ensures that designers can create as many different-sized memory blocks as the system requires. Figure 1 shows an overview of the APEX 20K device.




Each LAB contains dedicated logic for driving control signals to its LEs and ESBs. The control signals include clock, clock enable, asynchronous clear, asynchronous preset, asynchronous load, synchronous clear, and synchronous load signals. A maximum of six control signals can be used at a time. Although synchronous load and clear signals are generally used when implementing counters, they can also be used with other functions.

Each LAB can use two clocks and two clock enable signals. Each LAB's clock and clock enable signals are linked (e.g., any LE in a particular LAB using CLK1 will also use CLKENA1). LEs with the same clock but different clock enable signals either use both clock signals in one LAB or are placed into separate LABs.

If both the rising and falling edges of a clock are used in a LAB, both LABwide clock signals are used.

The LAB-wide control signals can be generated from the LAB local interconnect, global signals, and dedicated clock pins. The inherent low skew of the FastTrack Interconnect enables it to be used for clock distribution. Figure 4 shows the LAB control signal generation circuit.



#### Figure 4. LAB Control Signal Generation

#### Notes to Figure 4:

- APEX 20KE devices have four dedicated clocks. (1)
- The LABCLR1 and LABCLR2 signals also control asynchronous load and asynchronous preset for LEs within the (2) LAB.
- (3)The SYNCCLR signal can be generated by the local interconnect or global signals.





Figure 6. APEX 20K Carry Chain





A row line can be driven directly by LEs, IOEs, or ESBs in that row. Further, a column line can drive a row line, allowing an LE, IOE, or ESB to drive elements in a different row via the column and row interconnect. The row interconnect drives the MegaLAB interconnect to drive LEs, IOEs, or ESBs in a particular MegaLAB structure.

A column line can be directly driven by LEs, IOEs, or ESBs in that column. A column line on a device's left or right edge can also be driven by row IOEs. The column line is used to route signals from one row to another. A column line can drive a row line; it can also drive the MegaLAB interconnect directly, allowing faster connections between rows.

Figure 10 shows how the FastTrack Interconnect uses the local interconnect to drive LEs within MegaLAB structures.




Figure 12. APEX 20KE FastRow Interconnect

Table 9 summarizes how various elements of the APEX 20K architecture drive each other.

Table 10 describes the APEX 20K programmable delays and their logic options in the Quartus II software.

Table 10. APEX 20K Programmable Delay Chains					
Programmable Delays Quartus II Logic Option					
Input pin to core delay	Decrease input delay to internal cells				
Input pin to input register delay	Decrease input delay to input register				
Core to output register delay Decrease input delay to output register					
Output register $t_{CO}$ delay	Increase delay to output pin				

#### The Quartus II software compiler can program these delays automatically to minimize setup time while providing a zero hold time. Figure 25 shows how fast bidirectional I/Os are implemented in APEX 20K devices.

The register in the APEX 20K IOE can be programmed to power-up high or low after configuration is complete. If it is programmed to power-up low, an asynchronous clear can control the register. If it is programmed to power-up high, the register cannot be asynchronously cleared or preset. This feature is useful for cases where the APEX 20K device controls an active-low input or another device; it prevents inadvertent activation of the input upon power-up.

#### Advanced I/O Standard Support

APEX 20KE IOEs support the following I/O standards: LVTTL, LVCMOS, 1.8-V I/O, 2.5-V I/O, 3.3-V PCI, PCI-X, 3.3-V AGP, LVDS, LVPECL, GTL+, CTT, HSTL Class I, SSTL-3 Class I and II, and SSTL-2 Class I and II.



For more information on I/O standards supported by APEX 20KE devices, see *Application Note* 117 (*Using Selectable I/O Standards in Altera Devices*).

The APEX 20KE device contains eight I/O banks. In QFP packages, the banks are linked to form four I/O banks. The I/O banks directly support all standards except LVDS and LVPECL. All I/O banks can support LVDS and LVPECL with the addition of external resistors. In addition, one block within a bank contains circuitry to support high-speed True-LVDS and LVPECL inputs, and another block within a particular bank supports high-speed True-LVDS and LVPECL outputs. The LVDS blocks support all of the I/O standards. Each I/O bank has its own VCCIO pins. A single device can support 1.8-V, 2.5-V, and 3.3-V interfaces; each bank can support a different standard independently. Each bank can also use a separate V<sub>REF</sub> level so that each bank can support any of the terminated standards (such as SSTL-3) independently. Within a bank, any one of the terminated standards can be supported. EP20K300E and larger APEX 20KE devices support the LVDS interface for data pins (smaller devices support LVDS clock pins, but not data pins). All EP20K300E and larger devices support the LVDS interface for data pins up to 155 Mbit per channel; EP20K400E devices and larger with an X-suffix on the ordering code add a serializer/deserializer circuit and PLL for higher-speed support.

Each bank can support multiple standards with the same VCCIO for output pins. Each bank can support one voltage-referenced I/O standard, but it can support multiple I/O standards with the same VCCIO voltage level. For example, when VCCIO is 3.3 V, a bank can support LVTTL, LVCMOS, 3.3-V PCI, and SSTL-3 for inputs and outputs.

When the LVDS banks are not used as LVDS I/O banks, they support all of the other I/O standards. Figure 29 shows the arrangement of the APEX 20KE I/O banks.



#### Figure 29. APEX 20KE I/O Banks

#### Notes to Figure 29:

- For more information on placing I/O pins in LVDS blocks, refer to the Guidelines for Using LVDS Blocks section in Application Note 120 (Using LVDS in APEX 20KE Devices).
- (2) If the LVDS input and output blocks are not used for LVDS, they can support all of the I/O standards and can be used as input, output, or bidirectional pins with V<sub>CCIO</sub> set to 3.3 V, 2.5 V, or 1.8 V.

#### Power Sequencing & Hot Socketing

Because APEX 20K and APEX 20KE devices can be used in a mixedvoltage environment, they have been designed specifically to tolerate any possible power-up sequence. Therefore, the  $V_{CCIO}$  and  $V_{CCINT}$  power supplies may be powered in any order.

For more information, please refer to the "Power Sequencing Considerations" section in the *Configuring APEX 20KE & APEX 20KC Devices* chapter of the *Configuration Devices Handbook*.

Signals can be driven into APEX 20K devices before and during power-up without damaging the device. In addition, APEX 20K devices do not drive out during power-up. Once operating conditions are reached and the device is configured, APEX 20K and APEX 20KE devices operate as specified by the user.

#### Clock Phase & Delay Adjustment

The APEX 20KE ClockShift feature allows the clock phase and delay to be adjusted. The clock phase can be adjusted by 90° steps. The clock delay can be adjusted to increase or decrease the clock delay by an arbitrary amount, up to one clock period.

#### LVDS Support

Two PLLs are designed to support the LVDS interface. When using LVDS, the I/O clock runs at a slower rate than the data transfer rate. Thus, PLLs are used to multiply the I/O clock internally to capture the LVDS data. For example, an I/O clock may run at 105 MHz to support 840 megabits per second (Mbps) LVDS data transfer. In this example, the PLL multiplies the incoming clock by eight to support the high-speed data transfer. You can use PLLs in EP20K400E and larger devices for high-speed LVDS interfacing.

#### Lock Signals

The APEX 20KE ClockLock circuitry supports individual LOCK signals. The LOCK signal drives high when the ClockLock circuit has locked onto the input clock. The LOCK signals are optional for each ClockLock circuit; when not used, they are I/O pins.

### ClockLock & ClockBoost Timing Parameters

For the ClockLock and ClockBoost circuitry to function properly, the incoming clock must meet certain requirements. If these specifications are not met, the circuitry may not lock onto the incoming clock, which generates an erroneous clock within the device. The clock generated by the ClockLock and ClockBoost circuitry must also meet certain specifications. If the incoming clock meets these requirements during configuration, the APEX 20K ClockLock and ClockBoost circuitry will lock onto the clock during configuration. The circuit will be ready for use immediately after configuration. In APEX 20KE devices, the clock input standard is programmable, so the PLL cannot respond to the clock until the device is configured. The PLL locks onto the input clock as soon as configuration is complete. Figure 30 shows the incoming and generated clock specifications.

For more information on ClockLock and ClockBoost circuitry, see Application Note 115: Using the ClockLock and ClockBoost PLL Features in APEX Devices.

# IEEE Std. 1149.1 (JTAG) Boundary-Scan Support

All APEX 20K devices provide JTAG BST circuitry that complies with the IEEE Std. 1149.1-1990 specification. JTAG boundary-scan testing can be performed before or after configuration, but not during configuration. APEX 20K devices can also use the JTAG port for configuration with the Quartus II software or with hardware using either Jam Files (.jam) or Jam Byte-Code Files (.jbc). Finally, APEX 20K devices use the JTAG port to monitor the logic operation of the device with the SignalTap embedded logic analyzer. APEX 20K devices support the JTAG instructions shown in Table 19. Although EP20K1500E devices support the JTAG BYPASS and SignalTap instructions, they do not support boundary-scan testing or the use of the JTAG port for configuration.

Table 19. APEX 20K JTAG Instructions					
JTAG Instruction	Description				
SAMPLE/PRELOAD	Allows a snapshot of signals at the device pins to be captured and examined during normal device operation, and permits an initial data pattern to be output at the device pins. Also used by the SignalTap embedded logic analyzer.				
EXTEST	Allows the external circuitry and board-level interconnections to be tested by forcing a test pattern at the output pins and capturing test results at the input pins.				
BYPASS (1)	Places the 1-bit bypass register between the TDI and TDO pins, which allows the BST data to pass synchronously through selected devices to adjacent devices during normal device operation.				
USERCODE	Selects the 32-bit USERCODE register and places it between the TDI and TDO pins, allowing the USERCODE to be serially shifted out of TDO.				
IDCODE	Selects the IDCODE register and places it between TDI and TDO, allowing the IDCODE to be serially shifted out of TDO.				
ICR Instructions	Used when configuring an APEX 20K device via the JTAG port with a MasterBlaster <sup>™</sup> or ByteBlasterMV <sup>™</sup> download cable, or when using a Jam File or Jam Byte-Code File via an embedded processor.				
SignalTap Instructions (1)	Monitors internal device operation with the SignalTap embedded logic analyzer.				

#### able 19 APFX 20K .ITAG Instruction

#### Note to Table 19:

(1) The EP20K1500E device supports the JTAG BYPASS instruction and the SignalTap instructions.

Table 22 shows the JTAG timing parameters and values for APEX 20K devices.

Table 22. AFEN 20N JING THINNY FALAMELETS & VALUES								
Symbol	Parameter	Min	Max	Unit				
t <sub>JCP</sub>	TCK clock period	100		ns				
t <sub>JCH</sub>	TCK clock high time	50		ns				
t <sub>JCL</sub>	TCK clock low time	50		ns				
t <sub>JPSU</sub>	JTAG port setup time	20		ns				
t <sub>JPH</sub>	JTAG port hold time	45		ns				
t <sub>JPCO</sub>	JTAG port clock to output		25	ns				
t <sub>JPZX</sub>	JTAG port high impedance to valid output		25	ns				
t <sub>JPXZ</sub>	JTAG port valid output to high impedance		25	ns				
t <sub>JSSU</sub>	Capture register setup time	20		ns				
t <sub>JSH</sub>	Capture register hold time	45		ns				
t <sub>JSCO</sub>	Update register clock to output		35	ns				
t <sub>JSZX</sub>	Update register high impedance to valid output		35	ns				
t <sub>JSXZ</sub>	Update register valid output to high impedance		35	ns				


Table 22. APEX 20K JTAG Timing Parameters & Values

For more information, see the following documents:

- Application Note 39 (IEEE Std. 1149.1 (JTAG) Boundary-Scan Testing in Altera Devices)
- Jam Programming & Test Language Specification

## **Generic Testing**

Each APEX 20K device is functionally tested. Complete testing of each configurable static random access memory (SRAM) bit and all logic functionality ensures 100% yield. AC test measurements for APEX 20K devices are made under conditions equivalent to those shown in Figure 32. Multiple test patterns can be used to configure devices during all stages of the production flow.



#### Figure 32. APEX 20K AC Test Conditions Note (1)

#### Note to Figure 32:

Power supply transients can affect AC measurements. Simultaneous transitions of (1) multiple outputs should be avoided for accurate measurement. Threshold tests must not be performed under AC conditions. Large-amplitude, fast-groundcurrent transients normally occur as the device outputs discharge the load capacitances. When these transients flow through the parasitic inductance between the device ground pin and the test system ground, significant reductions in observable noise immunity can result.

# Operating **Conditions**

Tables 23 through 26 provide information on absolute maximum ratings, recommended operating conditions, DC operating conditions, and capacitance for 2.5-V APEX 20K devices.

Table 2	Table 23. APEX 20K 5.0-V Tolerant Device Absolute Maximum Ratings       Notes (1), (2)								
Symbol	Parameter	Conditions	Min	Max	Unit				
V <sub>CCINT</sub>	Supply voltage	With respect to ground (3)	-0.5	3.6	V				
V <sub>CCIO</sub>			-0.5	4.6	V				
VI	DC input voltage		-2.0	5.75	V				
I <sub>OUT</sub>	DC output current, per pin		-25	25	mA				
T <sub>STG</sub>	Storage temperature	No bias	-65	150	°C				
T <sub>AMB</sub>	Ambient temperature	Under bias	-65	135	°C				
TJ	Junction temperature	PQFP, RQFP, TQFP, and BGA packages, under bias		135	°C				
		Ceramic PGA packages, under bias		150	°C				

Table 23. APEX 20K 5.0-V Tolerant Device Absolute Maximum Ratings	Notes (1), (2)
---	----------------

All specifications are always representative of worst-case supply voltage and junction temperature conditions. All output-pin-timing specifications are reported for maximum driver strength.

Figure 36 shows the  $f_{MAX}$  timing model for APEX 20K devices.





Figure 37 shows the  $f_{MAX}$  timing model for APEX 20KE devices. These parameters can be used to estimate  $f_{MAX}$  for multiple levels of logic. Quartus II software timing analysis should be used for more accurate timing information.

Figure 39. ESB Synchronous Timing Waveforms



#### ESB Synchronous Write (ESB Output Registers Used)




Figure 40 shows the timing model for bidirectional I/O pin timing.

Tables 67 through 72 describe  $f_{MAX}$  LE Timing Microparameters,  $f_{MAX}$  ESB Timing Microparameters,  $f_{MAX}$  Routing Delays, Minimum Pulse Width Timing Parameters, External Timing Parameters, and External Bidirectional Timing Parameters for EP20K160E APEX 20KE devices.

Table 67. EP20K160E f <sub>MAX</sub> LE Timing Microparameters									
Symbol	-	1		-2	-3				
	Min	Max	Min	Max	Min	Max			
t <sub>SU</sub>	0.22		0.24		0.26		ns		
t <sub>H</sub>	0.22		0.24		0.26		ns		
t <sub>CO</sub>		0.25		0.31		0.35	ns		
t <sub>LUT</sub>		0.69		0.88		1.12	ns		

Tables 85 through 90 describe  $f_{MAX}$  LE Timing Microparameters,  $f_{MAX}$  ESB Timing Microparameters,  $f_{MAX}$  Routing Delays, Minimum Pulse Width Timing Parameters, External Timing Parameters, and External Bidirectional Timing Parameters for EP20K400E APEX 20KE devices.

Table 85. EP20K400E f <sub>MAX</sub> LE Timing Microparameters									
Symbol	-1 Spee	-1 Speed Grade		-2 Speed Grade -3 Speed Grad		-3 Speed Grade			
	Min	Max	Min	Max	Min	Max			
t <sub>SU</sub>	0.23		0.23		0.23		ns		
t <sub>H</sub>	0.23		0.23		0.23		ns		
t <sub>CO</sub>		0.25		0.29		0.32	ns		
t <sub>LUT</sub>		0.70		0.83		1.01	ns		

Symbol	-1 Spee	d Grade	-2 Spee	ed Grade	-3 Spee	d Grade	Unit
	Min	Мах	Min	Max	Min	Max	
t <sub>ESBARC</sub>		1.67		1.91		1.99	ns
t <sub>ESBSRC</sub>		2.30		2.66		2.93	ns
t <sub>ESBAWC</sub>		3.09		3.58		3.99	ns
t <sub>ESBSWC</sub>		3.01		3.65		4.05	ns
t <sub>ESBWASU</sub>	0.54		0.63		0.65		ns
t <sub>ESBWAH</sub>	0.36		0.43		0.42		ns
t <sub>ESBWDSU</sub>	0.69		0.77		0.84		ns
t <sub>ESBWDH</sub>	0.36		0.43		0.42		ns
t <sub>ESBRASU</sub>	1.61		1.77		1.86		ns
t <sub>ESBRAH</sub>	0.00		0.00		0.01		ns
t <sub>ESBWESU</sub>	1.35		1.47		1.61		ns
t <sub>ESBWEH</sub>	0.00		0.00		0.00		ns
t <sub>ESBDATASU</sub>	-0.18		-0.30		-0.27		ns
t <sub>ESBDATAH</sub>	0.13		0.13		0.13		ns
t <sub>ESBWADDRSU</sub>	-0.02		-0.11		-0.03		ns
t <sub>ESBRADDRSU</sub>	0.06		-0.01		-0.05		ns
t <sub>ESBDATACO1</sub>		1.16		1.40		1.54	ns
t <sub>ESBDATACO2</sub>		2.18		2.55		2.85	ns
t <sub>ESBDD</sub>		2.73		3.17		3.58	ns
t <sub>PD</sub>		1.57		1.83		2.07	ns
t <sub>PTERMSU</sub>	0.92		0.99		1.18		ns
t <sub>PTERMCO</sub>		1.18		1.43		1.17	ns

Symbol	-1 Speed Grade		-2 Speed Grade		-3 Speed Grade		Unit
	Min	Max	Min	Max	Min	Max	1
t <sub>CH</sub>	2.00		2.50		2.75		ns
t <sub>CL</sub>	2.00		2.50		2.75		ns
t <sub>CLRP</sub>	0.18		0.26		0.34		ns
t <sub>PREP</sub>	0.18		0.26		0.34		ns
t <sub>ESBCH</sub>	2.00		2.50		2.75		ns
t <sub>ESBCL</sub>	2.00		2.50		2.75		ns
t <sub>ESBWP</sub>	1.17		1.68		2.18		ns
t <sub>ESBRP</sub>	0.95		1.35		1.76		ns

Symbol	-1 Speed Grade		-2 Speed Grade		-3 Speed Grade		Unit
	Min	Max	Min	Max	Min	Max	1
t <sub>INSU</sub>	2.74		2.74		2.87		ns
t <sub>INH</sub>	0.00		0.00		0.00		ns
toutco	2.00	5.51	2.00	6.06	2.00	6.61	ns
tINSUPLL	1.86		1.96		-		ns
t <sub>INHPLL</sub>	0.00		0.00		-		ns
toutcopll	0.50	2.62	0.50	2.91	-	-	ns

Symbol	-1 Speed Grade		-2 Speed Grade		-3 Speed Grade		Unit
	Min	Max	Min	Max	Min	Max	1
t <sub>insubidir</sub>	0.64		0.98		1.08		ns
t <sub>inhbidir</sub>	0.00		0.00		0.00		ns
t <sub>outcobidir</sub>	2.00	5.51	2.00	6.06	2.00	6.61	ns
t <sub>xzbidir</sub>		6.10		6.74		7.10	ns
t <sub>zxbidir</sub>		6.10		6.74		7.10	ns
t <sub>insubidirpll</sub>	2.26		2.68		-		ns
t <sub>inhbidirpll</sub>	0.00		0.00		-		ns
toutcobidirpll	0.50	2.62	0.50	2.91	-	-	ns
t <sub>xzbidirpll</sub>		3.21		3.59		-	ns
t <sub>ZXBIDIRPLL</sub>		3.21		3.59		-	ns



101 Innovation Drive San Jose, CA 95134 (408) 544-7000 http://www.altera.com Applications Hotline: (800) 800-EPLD Customer Marketing: (408) 544-7104 Literature Services: lit\_req@altera.com Copyright © 2004 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and service marks of Altera Corporation in the U.S. and other countries. All other product or service names are the property of their respective holders. Altera products are protected under numerous U.S. and foreign patents and pending applications, mask work rights, and copyrights. Altera warrants performance of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes

to any products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Altera Corporation. Altera customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.



Altera Corporation