

Welcome to **E-XFL.COM**

Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Obsolete
Number of LABs/CLBs	832
Number of Logic Elements/Cells	8320
Total RAM Bits	106496
Number of I/O	376
Number of Gates	526000
Voltage - Supply	1.71V ~ 1.89V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 100°C (TJ)
Package / Case	484-BBGA
Supplier Device Package	484-FBGA (23x23)
Purchase URL	https://www.e-xfl.com/product-detail/intel/ep20k200efi484-2x

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Table 2. Additiona	al APEX 20K De	vice Features	Note (1)			
Feature	EP20K300E	EP20K400	EP20K400E	EP20K600E	EP20K1000E	EP20K1500E
Maximum system gates	728,000	1,052,000	1,052,000	1,537,000	1,772,000	2,392,000
Typical gates	300,000	400,000	400,000	600,000	1,000,000	1,500,000
LEs	11,520	16,640	16,640	24,320	38,400	51,840
ESBs	72	104	104	152	160	216
Maximum RAM bits	147,456	212,992	212,992	311,296	327,680	442,368
Maximum macrocells	1,152	1,664	1,664	2,432	2,560	3,456
Maximum user I/O pins	408	502	488	588	708	808

Note to Tables 1 and 2:

(1) The embedded IEEE Std. 1149.1 Joint Test Action Group (JTAG) boundary-scan circuitry contributes up to 57,000 additional gates.

Additional Features

- Designed for low-power operation
 - 1.8-V and 2.5-V supply voltage (see Table 3)
 - MultiVoltTM I/O interface support to interface with 1.8-V, 2.5-V, 3.3-V, and 5.0-V devices (see Table 3)
 - ESB offering programmable power-saving mode

Feature		Device
	EP20K100 EP20K200 EP20K400	EP20K30E EP20K60E EP20K100E EP20K160E EP20K200E EP20K300E EP20K400E EP20K600E EP20K1000E
Internal supply voltage (V _{CCINT})	2.5 V	1.8 V
MultiVolt I/O interface voltage levels (V _{CCIO})	2.5 V, 3.3 V, 5.0 V	1.8 V, 2.5 V, 3.3 V, 5.0 V (1)

Note to Table 3:

(1) APEX 20KE devices can be 5.0-V tolerant by using an external resistor.

Each LAB contains dedicated logic for driving control signals to its LEs and ESBs. The control signals include clock, clock enable, asynchronous clear, asynchronous preset, asynchronous load, synchronous clear, and synchronous load signals. A maximum of six control signals can be used at a time. Although synchronous load and clear signals are generally used when implementing counters, they can also be used with other functions.

Each LAB can use two clocks and two clock enable signals. Each LAB's clock and clock enable signals are linked (e.g., any LE in a particular LAB using CLK1 will also use CLKENA1). LEs with the same clock but different clock enable signals either use both clock signals in one LAB or are placed into separate LABs.

If both the rising and falling edges of a clock are used in a LAB, both LAB-wide clock signals are used.

The LAB-wide control signals can be generated from the LAB local interconnect, global signals, and dedicated clock pins. The inherent low skew of the FastTrack Interconnect enables it to be used for clock distribution. Figure 4 shows the LAB control signal generation circuit.




Figure 4. LAB Control Signal Generation

Notes to Figure 4:

- (1) APEX 20KE devices have four dedicated clocks.
- (2) The LABCLR1 and LABCLR2 signals also control asynchronous load and asynchronous preset for LEs within the LAB.
- (3) The SYNCCLR signal can be generated by the local interconnect or global signals.

Each LE has two outputs that drive the local, MegaLAB, or FastTrack Interconnect routing structure. Each output can be driven independently by the LUT's or register's output. For example, the LUT can drive one output while the register drives the other output. This feature, called register packing, improves device utilization because the register and the LUT can be used for unrelated functions. The LE can also drive out registered and unregistered versions of the LUT output.

The APEX 20K architecture provides two types of dedicated high-speed data paths that connect adjacent LEs without using local interconnect paths: carry chains and cascade chains. A carry chain supports high-speed arithmetic functions such as counters and adders, while a cascade chain implements wide-input functions such as equality comparators with minimum delay. Carry and cascade chains connect LEs 1 through 10 in an LAB and all LABs in the same MegaLAB structure.

Carry Chain

The carry chain provides a very fast carry-forward function between LEs. The carry-in signal from a lower-order bit drives forward into the higher-order bit via the carry chain, and feeds into both the LUT and the next portion of the carry chain. This feature allows the APEX 20K architecture to implement high-speed counters, adders, and comparators of arbitrary width. Carry chain logic can be created automatically by the Quartus II software Compiler during design processing, or manually by the designer during design entry. Parameterized functions such as library of parameterized modules (LPM) and DesignWare functions automatically take advantage of carry chains for the appropriate functions.

The Quartus II software Compiler creates carry chains longer than ten LEs by linking LABs together automatically. For enhanced fitting, a long carry chain skips alternate LABs in a MegaLABTM structure. A carry chain longer than one LAB skips either from an even-numbered LAB to the next even-numbered LAB, or from an odd-numbered LAB to the next odd-numbered LAB. For example, the last LE of the first LAB in the upper-left MegaLAB structure carries to the first LE of the third LAB in the MegaLAB structure.

Figure 6 shows how an n-bit full adder can be implemented in n+1 LEs with the carry chain. One portion of the LUT generates the sum of two bits using the input signals and the carry-in signal; the sum is routed to the output of the LE. The register can be bypassed for simple adders or used for accumulator functions. Another portion of the LUT and the carry chain logic generates the carry-out signal, which is routed directly to the carryin signal of the next-higher-order bit. The final carry-out signal is routed to an LE, where it is driven onto the local, MegaLAB, or FastTrack Interconnect routing structures.

Figure 11 shows the intersection of a row and column interconnect, and how these forms of interconnects and LEs drive each other.

Row Interconnect

MegaLAB Interconnect


Column Interconnect

Interconnect

Figure 11. Driving the FastTrack Interconnect

APEX 20KE devices include an enhanced interconnect structure for faster routing of input signals with high fan-out. Column I/O pins can drive the FastRow interconnect, which routes signals directly into the local interconnect without having to drive through the MegaLAB interconnect. FastRow lines traverse two MegaLAB structures. Also, these pins can drive the local interconnect directly for fast setup times. On EP20K300E and larger devices, the FastRow interconnect drives the two MegaLABs in the top left corner, the two MegaLABs in the top right corner, the two MegaLABS in the bottom left corner, and the two MegaLABs in the bottom right corner. On EP20K200E and smaller devices, FastRow interconnect drives the two MegaLABs on the top and the two MegaLABs on the bottom of the device. On all devices, the FastRow interconnect drives all local interconnect in the appropriate MegaLABs except the local interconnect on the side of the MegaLAB opposite the ESB. Pins using the FastRow interconnect achieve a faster set-up time, as the signal does not need to use a MegaLAB interconnect line to reach the destination LE. Figure 12 shows the FastRow interconnect.

Figure 14. APEX 20K Macrocell




For registered functions, each macrocell register can be programmed individually to implement D, T, JK, or SR operation with programmable clock control. The register can be bypassed for combinatorial operation. During design entry, the designer specifies the desired register type; the Quartus II software then selects the most efficient register operation for each registered function to optimize resource utilization. The Quartus II software or other synthesis tools can also select the most efficient register operation automatically when synthesizing HDL designs.

Each programmable register can be clocked by one of two ESB-wide clocks. The ESB-wide clocks can be generated from device dedicated clock pins, global signals, or local interconnect. Each clock also has an associated clock enable, generated from the local interconnect. The clock and clock enable signals are related for a particular ESB; any macrocell using a clock also uses the associated clock enable.

If both the rising and falling edges of a clock are used in an ESB, both ESB-wide clock signals are used.

Figure 23. APEX 20KE CAM Block Diagram



CAM can be used in any application requiring high-speed searches, such as networking, communications, data compression, and cache management.

The APEX 20KE on-chip CAM provides faster system performance than traditional discrete CAM. Integrating CAM and logic into the APEX 20KE device eliminates off-chip and on-chip delays, improving system performance.

When in CAM mode, the ESB implements 32-word, 32-bit CAM. Wider or deeper CAM can be implemented by combining multiple CAMs with some ancillary logic implemented in LEs. The Quartus II software combines ESBs and LEs automatically to create larger CAMs.

CAM supports writing "don't care" bits into words of the memory. The "don't-care" bit can be used as a mask for CAM comparisons; any bit set to "don't-care" has no effect on matches.

The output of the CAM can be encoded or unencoded. When encoded, the ESB outputs an encoded address of the data's location. For instance, if the data is located in address 12, the ESB output is 12. When unencoded, the ESB uses its 16 outputs to show the location of the data over two clock cycles. In this case, if the data is located in address 12, the 12th output line goes high. When using unencoded outputs, two clock cycles are required to read the output because a 16-bit output bus is used to show the status of 32 words.

The encoded output is better suited for designs that ensure duplicate data is not written into the CAM. If duplicate data is written into two locations, the CAM's output will be incorrect. If the CAM may contain duplicate data, the unencoded output is a better solution; CAM with unencoded outputs can distinguish multiple data locations.

CAM can be pre-loaded with data during configuration, or it can be written during system operation. In most cases, two clock cycles are required to write each word into CAM. When "don't-care" bits are used, a third clock cycle is required.

Each IOE drives a row, column, MegaLAB, or local interconnect when used as an input or bidirectional pin. A row IOE can drive a local, MegaLAB, row, and column interconnect; a column IOE can drive the column interconnect. Figure 27 shows how a row IOE connects to the interconnect.




Figure 27. Row IOE Connection to the Interconnect

The APEX 20K device instruction register length is 10 bits. The APEX 20K device USERCODE register length is 32 bits. Tables 20 and 21 show the boundary-scan register length and device IDCODE information for APEX 20K devices.

Table 20. APEX 20K Boundary-Scan Register Length					
Device	Boundary-Scan Register Length				
EP20K30E	420				
EP20K60E	624				
EP20K100	786				
EP20K100E	774				
EP20K160E	984				
EP20K200	1,176				
EP20K200E	1,164				
EP20K300E	1,266				
EP20K400	1,536				
EP20K400E	1,506				
EP20K600E	1,806				
EP20K1000E	2,190				
EP20K1500E	1 (1)				

Note to Table 20:

(1) This device does not support JTAG boundary scan testing.

		Pevice Recommended Operating Conditio	1	, B#	
Symbol	Parameter	Conditions	Min	Max	Unit
V _{CCINT}	Supply voltage for internal logic and input buffers	(4), (5)	2.375 (2.375)	2.625 (2.625)	٧
V _{CCIO}	Supply voltage for output buffers, 3.3-V operation	(4), (5)	3.00 (3.00)	3.60 (3.60)	٧
	Supply voltage for output buffers, 2.5-V operation	(4), (5)	2.375 (2.375)	2.625 (2.625)	V
V _I	Input voltage	(3), (6)	-0.5	5.75	V
Vo	Output voltage		0	V _{CCIO}	V
T _J	Junction temperature	For commercial use	0	85	°C
		For industrial use	-40	100	°C
t _R	Input rise time			40	ns
t _F	Input fall time			40	ns

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{IH}	High-level input voltage		1.7, 0.5 × V _{CCIO} (9)		5.75	٧
V _{IL}	Low-level input voltage		-0.5		0.8, 0.3 × V _{CCIO} (9)	V
V _{OH}	3.3-V high-level TTL output voltage	I _{OH} = -8 mA DC, V _{CCIO} = 3.00 V (10)	2.4			٧
	3.3-V high-level CMOS output voltage	I _{OH} = -0.1 mA DC, V _{CCIO} = 3.00 V (10)	V _{CCIO} - 0.2			V
	3.3-V high-level PCI output voltage	$I_{OH} = -0.5 \text{ mA DC},$ $V_{CCIO} = 3.00 \text{ to } 3.60 \text{ V}$ (10)	0.9 × V _{CCIO}			V
	2.5-V high-level output voltage	I _{OH} = -0.1 mA DC, V _{CCIO} = 2.30 V (10)	2.1			٧
		I _{OH} = -1 mA DC, V _{CCIO} = 2.30 V (10)	2.0			V
		I _{OH} = -2 mA DC, V _{CCIO} = 2.30 V (10)	1.7			٧

Table 2	Table 26. APEX 20K 5.0-V Tolerant Device CapacitanceNotes (2), (14)						
Symbol	Parameter	Conditions	Min	Max	Unit		
C _{IN}	Input capacitance	V _{IN} = 0 V, f = 1.0 MHz		8	pF		
C _{INCLK}	Input capacitance on dedicated clock pin	V _{IN} = 0 V, f = 1.0 MHz		12	pF		
C _{OUT}	Output capacitance	V _{OUT} = 0 V, f = 1.0 MHz		8	pF		


Notes to Tables 23 through 26:

- (1) See the Operating Requirements for Altera Devices Data Sheet.
- (2) All APEX 20K devices are 5.0-V tolerant.
- (3) Minimum DC input is -0.5 V. During transitions, the inputs may undershoot to -2.0 V or overshoot to 5.75 V for input currents less than 100 mA and periods shorter than 20 ns.
- (4) Numbers in parentheses are for industrial-temperature-range devices.
- (5) Maximum V_{CC} rise time is 100 ms, and V_{CC} must rise monotonically.
- (6) All pins, including dedicated inputs, clock I/O, and JTAG pins, may be driven before V_{CCINT} and V_{CCIO} are powered.
- (7) Typical values are for $T_A = 25^{\circ}$ C, $V_{CCINT} = 2.5$ V, and $V_{CCIO} = 2.5$ or 3.3 V.
- (8) These values are specified in the APEX 20K device recommended operating conditions, shown in Table 26 on page 62.
- (9) The APEX 20K input buffers are compatible with 2.5-V and 3.3-V (LVTTL and LVCMOS) signals. Additionally, the input buffers are 3.3-V PCI compliant when V_{CCIO} and V_{CCINT} meet the relationship shown in Figure 33 on page 68.
- (10) The I_{OH} parameter refers to high-level TTL, PCI or CMOS output current.
- (11) The I_{OL} parameter refers to low-level TTL, PCI, or CMOS output current. This parameter applies to open-drain pins as well as output pins.
- (12) This value is specified for normal device operation. The value may vary during power-up.
- (13) Pin pull-up resistance values will be lower if an external source drives the pin higher than V_{CCIO} .
- (14) Capacitance is sample-tested only.

Tables 27 through 30 provide information on absolute maximum ratings, recommended operating conditions, DC operating conditions, and capacitance for 1.8-V APEX 20KE devices.

Table 27. APEX 20KE Device Absolute Maximum Ratings Note (1)							
Symbol	Parameter	Conditions	Min	Max	Unit		
V _{CCINT}	Supply voltage	With respect to ground (2)	-0.5	2.5	V		
V_{CCIO}			-0.5	4.6	٧		
V _I	DC input voltage		-0.5	4.6	V		
I _{OUT}	DC output current, per pin		-25	25	mA		
T _{STG}	Storage temperature	No bias	-65	150	° C		
T _{AMB}	Ambient temperature	Under bias	-65	135	° C		
TJ	Junction temperature	PQFP, RQFP, TQFP, and BGA packages, under bias		135	° C		
		Ceramic PGA packages, under bias		150	° C		

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{IH}	High-level LVTTL, CMOS, or 3.3-V PCI input voltage		1.7, 0.5 × V _{CCIO} (10)		4.1	V
V _{IL}	Low-level LVTTL, CMOS, or 3.3-V PCI input voltage		-0.5		0.8, 0.3 × V _{CCIO} (10)	V
V _{OH}	3.3-V high-level LVTTL output voltage	I _{OH} = -12 mA DC, V _{CCIO} = 3.00 V (11)	2.4			V
	3.3-V high-level LVCMOS output voltage	$I_{OH} = -0.1 \text{ mA DC},$ $V_{CCIO} = 3.00 \text{ V } (11)$	V _{CCIO} - 0.2			V
	3.3-V high-level PCI output voltage	$I_{OH} = -0.5 \text{ mA DC},$ $V_{CCIO} = 3.00 \text{ to } 3.60 \text{ V}$ (11)	0.9 × V _{CCIO}			V
	2.5-V high-level output voltage	I _{OH} = -0.1 mA DC, V _{CCIO} = 2.30 V (11)	2.1			V
		$I_{OH} = -1 \text{ mA DC},$ $V_{CCIO} = 2.30 \text{ V } (11)$	2.0			V
		$I_{OH} = -2 \text{ mA DC},$ $V_{CCIO} = 2.30 \text{ V } (11)$	1.7			V
V _{OL}	3.3-V low-level LVTTL output voltage	I_{OL} = 12 mA DC, V_{CCIO} = 3.00 V (12)			0.4	V
	3.3-V low-level LVCMOS output voltage	$I_{OL} = 0.1 \text{ mA DC},$ $V_{CCIO} = 3.00 \text{ V } (12)$			0.2	V
	3.3-V low-level PCI output voltage	$I_{OL} = 1.5 \text{ mA DC},$ $V_{CCIO} = 3.00 \text{ to } 3.60 \text{ V}$ (12)			0.1 × V _{CCIO}	V
	2.5-V low-level output voltage	I _{OL} = 0.1 mA DC, V _{CCIO} = 2.30 V (12)			0.2	V
		I _{OL} = 1 mA DC, V _{CCIO} = 2.30 V (12)			0.4	V
		I _{OL} = 2 mA DC, V _{CCIO} = 2.30 V (12)			0.7	V
I _I	Input pin leakage current	V _I = 4.1 to -0.5 V (13)	-10		10	μΑ
I _{OZ}	Tri-stated I/O pin leakage current	$V_0 = 4.1 \text{ to } -0.5 \text{ V } (13)$	-10		10	μΑ
I _{CC0}	V _{CC} supply current (standby) (All ESBs in power-down mode)	$V_{I} =$ ground, no load, no toggling inputs, -1 speed grade		10		mA
		V _I = ground, no load, no toggling inputs, -2, -3 speed grades		5		mA
R _{CONF}	Value of I/O pin pull-up resistor	V _{CCIO} = 3.0 V (14)	20		50	kΩ
	before and during configuration	V _{CCIO} = 2.375 V (14)	30		80	kΩ
		V _{CCIO} = 1.71 V (14)	60		150	kΩ



8

4 2

0.5

Figure 35 shows the output drive characteristics of APEX 20KE devices.

Note to Figure 35:

(1) These are transient (AC) currents.

Timing Model

The high-performance FastTrack and MegaLAB interconnect routing resources ensure predictable performance, accurate simulation, and accurate timing analysis. This predictable performance contrasts with that of FPGAs, which use a segmented connection scheme and therefore have unpredictable performance.

Vo Output Voltage (V)

IOH

2.0





Figure 37. APEX 20KE f_{MAX} Timing Model

Figure 39. ESB Synchronous Timing Waveforms

ESB Synchronous Read



ESB Synchronous Write (ESB Output Registers Used)




Figure 40 shows the timing model for bidirectional I/O pin timing.

Table 31. APEX 20K f _{MAX} Timing Parameters (Part 2 of 2)				
Symbol	Parameter			
t _{ESBDATACO2}	ESB clock-to-output delay without output registers			
t _{ESBDD}	ESB data-in to data-out delay for RAM mode			
t _{PD}	ESB macrocell input to non-registered output	-		
t _{PTERMSU}	ESB macrocell register setup time before clock			
t _{PTERMCO}	ESB macrocell register clock-to-output delay	-		
t _{F1-4}	Fanout delay using local interconnect			
t _{F5-20}	Fanout delay using MegaLab Interconnect			
t _{F20+}	Fanout delay using FastTrack Interconnect			
t _{CH}	Minimum clock high time from clock pin			
t _{CL}	Minimum clock low time from clock pin			
t _{CLRP}	LE clear pulse width			
t _{PREP}	LE preset pulse width			
t _{ESBCH}	Clock high time			
t _{ESBCL}	Clock low time			
t _{ESBWP}	Write pulse width			
t _{ESBRP}	Read pulse width			

Tables 32 and 33 describe APEX 20K external timing parameters.

Table 32. APEX 20K External Timing Parameters Note (1)				
Symbol	Clock Parameter			
t _{INSU}	Setup time with global clock at IOE register			
t _{INH}	Hold time with global clock at IOE register			
tоитсо	Clock-to-output delay with global clock at IOE register			

Table 33. APEX 20K External Bidirectional Timing Parameters Note (1)				
Symbol	Parameter	Conditions		
t _{INSUBIDIR}	Setup time for bidirectional pins with global clock at same-row or same-column LE register			
t _{INHBIDIR}	Hold time for bidirectional pins with global clock at same-row or same-column LE register			
^t OUTCOBIDIR	Clock-to-output delay for bidirectional pins with global clock at IOE register	C1 = 10 pF		
t _{XZBIDIR}	Synchronous IOE output buffer disable delay	C1 = 10 pF		
t _{ZXBIDIR}	Synchronous IOE output buffer enable delay, slow slew rate = off	C1 = 10 pF		

Symbol	-1 Spee	d Grade	-2 Spee	d Grade	-3 Spee	d Grade	Units
	Min	Max	Min	Max	Min	Max	
t _{SU}	0.1		0.3		0.6		ns
t _H	0.5		0.8		0.9		ns
t _{CO}		0.1		0.4		0.6	ns
t _{LUT}		1.0		1.2		1.4	ns
t _{ESBRC}		1.7		2.1		2.4	ns
t _{ESBWC}		5.7		6.9		8.1	ns
t _{ESBWESU}	3.3		3.9		4.6		ns
t _{ESBDATASU}	2.2		2.7		3.1		ns
t _{ESBDATAH}	0.6		0.8		0.9		ns
t _{ESBADDRSU}	2.4		2.9		3.3		ns
t _{ESBDATACO1}		1.3		1.6		1.8	ns
t _{ESBDATACO2}		2.5		3.1		3.6	ns
t _{ESBDD}		2.5		3.3		3.6	ns
t _{PD}		2.5		3.1		3.6	ns
t _{PTERMSU}	1.7		2.1		2.4		ns
t _{PTERMCO}		1.0		1.2		1.4	ns
t _{F1-4}		0.4		0.5		0.6	ns
t _{F5-20}		2.6		2.8		2.9	ns
t _{F20+}		3.7		3.8		3.9	ns
t _{CH}	2.0		2.5		3.0		ns
t _{CL}	2.0		2.5		3.0		ns
t _{CLRP}	0.5		0.6		0.8		ns
t _{PREP}	0.5		0.5		0.5		ns
t _{ESBCH}	2.0		2.5		3.0		ns
t _{ESBCL}	2.0		2.5		3.0		ns
t _{ESBWP}	1.5		1.9		2.2		ns
t _{ESBRP}	1.0		1.2		1.4		ns

Tables 43 through 48 show the I/O external and external bidirectional timing parameter values for EP20K100, EP20K200, and EP20K400 APEX 20K devices.

Symbol	-1 Speed Grade		-2 Speed Grade		-3 Speed Grade		Unit
	Min	Max	Min	Max	Min	Max	
t _{INSUBIDIR} (1)	1.9		2.3		2.6		ns
t _{INHBIDIR} (1)	0.0		0.0		0.0		ns
t _{OUTCOBIDIR} (1)	2.0	4.6	2.0	5.6	2.0	6.8	ns
t _{XZBIDIR} (1)		5.0		5.9		6.9	ns
t _{ZXBIDIR} (1)		5.0		5.9		6.9	ns
t _{INSUBIDIR} (2)	1.1		1.2		-		ns
t _{INHBIDIR} (2)	0.0		0.0		-		ns
t _{OUTCOBIDIR} (2)	0.5	2.7	0.5	3.1	-	_	ns
t _{XZBIDIR} (2)		4.3		5.0		_	ns
t _{ZXBIDIR} (2)		4.3		5.0		_	ns

Table 47. EP2	20K400 Extern	al Timing Par	ameters				
Symbol	-1 Spee	-1 Speed Grade		-2 Speed Grade		-3 Speed Grade	
	Min	Max	Min	Max	Min	Max	
t _{INSU} (1)	1.4		1.8		2.0		ns
t _{INH} (1)	0.0		0.0		0.0		ns
t _{OUTCO} (1)	2.0	4.9	2.0	6.1	2.0	7.0	ns
t _{INSU} (2)	0.4		1.0		-		ns
t _{INH} (2)	0.0		0.0		_		ns
t _{OUTCO} (2)	0.5	3.1	0.5	4.1	_	_	ns

Table 48. EP20K400 External Bidirections	I Timina	Parameters 1 4 1
--	----------	------------------

Symbol	-1 Spee	d Grade	-2 Spee	ed Grade	-3 Spe	ed Grade	Unit
	Min	Max	Min	Max	Min	Max	
t _{INSUBIDIR} (1)	1.4		1.8		2.0		ns
t _{INHBIDIR} (1)	0.0		0.0		0.0		ns
t _{OUTCOBIDIR} (1)	2.0	4.9	2.0	6.1	2.0	7.0	ns
t _{XZBIDIR} (1)		7.3		8.9		10.3	ns
t _{ZXBIDIR} (1)		7.3		8.9		10.3	ns
t _{INSUBIDIR} (2)	0.5		1.0		-		ns
t _{INHBIDIR} (2)	0.0		0.0		-		ns
toutcobidir (2)	0.5	3.1	0.5	4.1	-	-	ns
t _{XZBIDIR} (2)		6.2		7.6		-	ns
t _{ZXBIDIR} (2)		6.2		7.6		_	ns

Symbol	-1		-	-2		-3	
	Min	Max	Min	Max	Min	Max	
t _{CH}	0.55		0.78		1.15		ns
t _{CL}	0.55		0.78		1.15		ns
t _{CLRP}	0.22		0.31		0.46		ns
t _{PREP}	0.22		0.31		0.46		ns
t _{ESBCH}	0.55		0.78		1.15		ns
t _{ESBCL}	0.55		0.78		1.15		ns
t _{ESBWP}	1.43		2.01		2.97		ns
t _{ESBRP}	1.15		1.62		2.39		ns

Symbol	-1		-	-2		}	Unit
	Min	Max	Min	Max	Min	Max	
t _{INSU}	2.02		2.13		2.24		ns
t _{INH}	0.00		0.00		0.00		ns
t _{outco}	2.00	4.88	2.00	5.36	2.00	5.88	ns
t _{INSUPLL}	2.11		2.23		=		ns
t _{INHPLL}	0.00		0.00		=		ns
t _{OUTCOPLL}	0.50	2.60	0.50	2.88	-	-	ns

Symbol	-1		-	2	-	3	Unit
	Min	Max	Min	Max	Min	Max	
t _{INSUBIDIR}	1.85		1.77		1.54		ns
t _{INHBIDIR}	0.00		0.00		0.00		ns
toutcobidir	2.00	4.88	2.00	5.36	2.00	5.88	ns
t _{XZBIDIR}		7.48		8.46		9.83	ns
t _{ZXBIDIR}		7.48		8.46		9.83	ns
t _{INSUBIDIRPLL}	4.12		4.24		-		ns
t _{INHBIDIRPLL}	0.00		0.00		-		ns
t _{OUTCOBIDIRPLL}	0.50	2.60	0.50	2.88	-	-	ns
t _{XZBIDIRPLL}		5.21		5.99		-	ns
tzxbidirpll		5.21		5.99		-	ns

Table 69. EP2	OK160E f _{MAX}	Routing Delays	s				
Symbol	-	1		-2	-3		Unit
	Min	Max	Min	Max	Min	Max	
t _{F1-4}		0.25		0.26		0.28	ns
t _{F5-20}		1.00		1.18		1.35	ns
t _{F20+}		1.95		2.19		2.30	ns

Symbol	-1		-2		-3		Unit
	Min	Max	Min	Max	Min	Max	
t _{CH}	1.34		1.43		1.55		ns
t _{CL}	1.34		1.43		1.55		ns
t _{CLRP}	0.18		0.19		0.21		ns
t _{PREP}	0.18		0.19		0.21		ns
t _{ESBCH}	1.34		1.43		1.55		ns
t _{ESBCL}	1.34		1.43		1.55		ns
t _{ESBWP}	1.15		1.45		1.73		ns
t _{ESBRP}	0.93		1.15		1.38		ns

Symbol	-1		-	-2		-3	
	Min	Max	Min	Max	Min	Max	
t _{INSU}	2.23		2.34		2.47		ns
t _{INH}	0.00		0.00		0.00		ns
toutco	2.00	5.07	2.00	5.59	2.00	6.13	ns
t _{INSUPLL}	2.12		2.07		=		ns
t _{INHPLL}	0.00		0.00		=		ns
toutcople	0.50	3.00	0.50	3.35	-	-	ns

Symbol	-1 Speed Grade		-2 Speed	-2 Speed Grade		Grade	Unit
	Min	Max	Min	Max	Min	Max	
t _{CH}	1.25		1.43		1.67		ns
t _{CL}	1.25		1.43		1.67		ns
t _{CLRP}	0.20		0.20		0.20		ns
t _{PREP}	0.20		0.20		0.20		ns
t _{ESBCH}	1.25		1.43		1.67		ns
t _{ESBCL}	1.25		1.43		1.67		ns
t _{ESBWP}	1.28		1.51		1.65		ns
t _{ESBRP}	1.11		1.29		1.41		ns

Symbol	-1 Speed Grade		-2 Speed Grade		-3 Speed Grade		Unit
	Min	Max	Min	Max	Min	Max	
t _{INSU}	3.09		3.30		3.58		ns
t _{INH}	0.00		0.00		0.00		ns
t _{OUTCO}	2.00	6.18	2.00	6.81	2.00	7.36	ns
t _{INSUPLL}	1.94		2.08		-		ns
t _{INHPLL}	0.00		0.00		-		ns
t _{OUTCOPLL}	0.50	2.67	0.50	2.99	-	-	ns