
## E·XFL

#### Altera - EP20K200EFI672-2X Datasheet



Welcome to <u>E-XFL.COM</u>

#### Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

#### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

Details	
Product Status	Active
Number of LABs/CLBs	832
Number of Logic Elements/Cells	8320
Total RAM Bits	106496
Number of I/O	376
Number of Gates	526000
Voltage - Supply	$1.71V \sim 1.89V$
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 100°C (TJ)
Package / Case	672-BBGA
Supplier Device Package	672-FBGA (27x27)
Purchase URL	https://www.e-xfl.com/pro/item?MUrl=&PartUrl=ep20k200efi672-2x


Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# Functional APEX 20K devices incorporate LUT-based logic, product-term-based logic, and memory into one device. Signal interconnections within Description APEX 20K devices (as well as to and from device pins) are provided by the FastTrack<sup>®</sup> Interconnect—a series of fast, continuous row and column channels that run the entire length and width of the device.

Each I/O pin is fed by an I/O element (IOE) located at the end of each row and column of the FastTrack Interconnect. Each IOE contains a bidirectional I/O buffer and a register th at can be used as either an input or output register to feed input, ou tput, or bidirectional signals. When used with a dedicated clock pin, these registers provide exceptional performance. IOEs provide a variety of features, such as 3.3-V, 64-bit, 66-MHz PCI compliance; JTAG BST support; slew-rate control; and tri-state buffers. APEX 20KE devices offer enhanced I/O support, including support for 1.8-V I/O, 2. 5-V I/O, LVCMOS, LVTTL, LVPECL, 3.3-V PCI, PCI-X, LVDS, GTL+, SSTL2, SSTL-3, HSTL, CTT, and 3.3-V AGP I/O standards.


The ESB can implement a variety of memory functions, including CAM, RAM, dual-port RAM, ROM, and FIFO functions. Embedding the memory directly into the die improves performance and reduces die area compared to distributed-RAM im plementations. Moreover, the abundance of cascadable ESBs en**ses** that the APEX 20K device can implement multiple wide memory bloc ks for high-density designs. The ESB's high speed ensures it can implement small memory blocks without any speed penalty. The abundance of ESBs ensures that designers can create as many different-sized memory blocks as the system requires. Figure 1 shows an overview of the APEX 20K device.




#### Cascade Chain

With the cascade chain, the APEX20K architecture can implement functions with a very wide fan-in. Adjacent LUTs can compute portions of a function in parallel; the cascade chain serially connects the intermediate values. The cascade chain can use a logica NDor logical OR (via De Morgan's inversion) to connect the outputs of adjacent LEs. Each additional LE prov ides four more inputs to the effective width of a function, with a short cascade delay. Cascade chain logic can be created automatically by the Quartus II so ftware Compiler during design processing, or manually by the designer during design entry.

Cascade chains longer than ten LEs are implemented automatically by linking LABs together. For enhanced fitting, a long cascade chain skips alternate LABs in a MegaLAB structur e. A cascade chainlonger than one LAB skips either from an even-num bered LAB to the next even-numbered LAB, or from an odd-numbered LAB to the next odd-numbered LAB. For example, the last LE of the first LAB in the upper-left MegaLAB structure carries to the first LE of the third LAB in the MegaLAB structure. Figure 7 shows how the cascade function can connect adjacent LEs to form functions with a wide fan-in.



#### Figure 7. APEX 20K Cascade Chain



#### Figure 10. FastTrack Conntient to Local Interconnect





Figure 18. Deep Memory Bloomaplemented with Multiple ESBs

The ESB implements two forms of dual-port memory: read/write clock mode and input/output clock mode. The ESB can also be used for bidirectional, dual-port memory applications in which two ports read or write simultaneously. To implement the stype of dual-port memory, two or four ESBs are used to support two simultaneous reads or writes. This functionality is shown in Figure 19.




f

For more information on APEX 20KE devices and CAM, seeApplication Note 119 (Implementing High-Speed Search Applicates with APEX CAM).

#### Driving Signals to the ESB

ESBs provide flexible options for driving control signals. Different clocks can be used for the ESB inputs and outputs. Registers can be inserted independently on the data input, data output, read address, write address, WE and RE signals. The global signals and the local interconnect can drive the WEand RE signals. The global signals, dedicated clock pins, and local interconnect can drive the ESB clock signals. Because the LEs drive the local interconnect, the LEs can control the WEand RE signals and the ESB clock, clock enable, ad asynchronous clear signals. Figure 24 shows the ESB control signal generation logic.



(1) APEX 20KE devices have four dedicated clocks.

An ESB is fed by the local interconnect, which is driven by adjacent LEs (for high-speed connection to the ESB) or the MegaLAB interconnect. The ESB can drive the local, MegaLAB, or FastTrack Interconnect routing structure to drive LEs and IOEs in the same MegaLAB structure or anywhere in the device.

#### Notes to Table 16:

- (1) To implement the ClockLock and ClockBoost circuitry with the Quartus II so ftware, designers must specify the input frequency. The Quartus II software tunes the PLL in the ClockLock and ClockBoost circuitry to this frequency. The f<sub>CLKDEV</sub> parameter specifies how much the incoming clock can differ from the specified frequency during device operation. Simulation do es not reflect this parameter.
- (2) Twenty-five thousand parts per million (PPM) equates to 2.5 % of input clock period.
- (3) During device configuration, the ClockLock and ClockBoost c ircuitry is configured before the rest of the device. If the incoming clock is supplied during configuration, the ClockLock and ClockBoost circuitry locks during configuration because the t<sub>LOCK</sub> value is less than the time required for configuration.
- (4) The t<sub>JITTER</sub> specification is measured under long-term observation.

Tables 17 and 18 summarize the ClockLock and ClockBoost parameters for APEX 20KE devices.

Table 17. Al	PEX 20KE ClockL <b>&amp;c</b> ClockBoos	t Parameters N	lote (1)			
Symbol	Parameter	Conditions	Min	Тур	Max	Ur
t <sub>R</sub>	Input rise time				5	ns
t <sub>F</sub>	Input fall time				5	ns
t <sub>INDUTY</sub>	Input duty cycle		40		60	%
t <sub>INJITTER</sub>	Input jitter peak-to-peak				2% of input period	peak-to- peak
	Jitter on ClockLock or ClockBoost- generated clock				0.35% of output period	RMS
toutduty	Duty cycle for ClockLock or ClockBoost-generated clock		45		55	%
t <sub>LOCK</sub> (2) <sub>,</sub> (3)	Time required for ClockLock or ClockBoost to acquire lock				40	μs

Table 18.	APEX 20KE Clock Input 8	pOtuParameters	(Part :	2 of 2) Note	e (1)				
Symbol	Parameter	I/O Standard	d -1X Speed Grade		de -2X s	-2X Speed Grade		Units	
			Min	Max	Min	Max			
f <sub>IN</sub>	Input clock frequency	3.3-V LVTTL	1.5	290	1.5	257	MHz		
		2.5-V LVTTL	1.5	281	1.5	250	MHz		
		1.8-V LVTTL	1.5	272	1.5	243	MHz		
		GTL+	1.5	303	1.5	261	MHz		
		SSTL-2 Class I	1.5	291	1.5	253	MHz		
		SSTL-2 Class II	1.5	291	1.5	253	MHz		
		SSTL-3 Class I	1.5	300	1.5	260	MHz		
		SSTL-3 Class II	1.5	300	1.5	260	MHz		
		LVDS	1.5	420	1.5	350	MHz		

#### Notes to Tables 17 and 18:

(1) All input clock specifications must be met. The PLL may not lock onto an incoming clock if the clock specifications are not met, creating an erroneous clock within the device.

- (2) The maximum lock time is 40 µs or 2000input clock cycles, whichever occurs first.
- (3) Before configuration, the PLL circuits are disable and powered down. During configur ation, the PLLs are still disabled. The PLLs begin to lock once the device is in theuser mode. If the clock enablefeature is used, lock begins once the CLKLK\_ENApin goes high in user mode.
- (4) The PLL VCO operating range is 200 MHz ð f<sub>VCO</sub> ð 840 MHz for LVDS mode.

### SignalTap Embedded Logic Analyzer

APEX 20K devices include device enhancements to support the SignalTap embedded logic analyzer. By including this circuitry, the APEX 20K device provides the ability to monitor design operation over a period of time through the IEEE Std. 1149.1 (JTAG) circuitry; a designer can analyze internal logic at speed without bringing internal signals to the I/O pins. This feature is particularly import ant for advanced packages such as FineLine BGA packagesbecause adding a connection to a pin during the debugging process can be difficult after a board is designed and manufactured.

Symbol	Parameter	Conditions	Min	Ту	p Max	Ur
V <sub>OL</sub>	3.3-V low-level TTL output voltage	I <sub>OL</sub> = 12 mA DC, V <sub>CCIO</sub> = 3.00 V (11)			0.45	V
	3.3-V low-level CMOS output voltage	I <sub>OL</sub> = 0.1 mA DC, V <sub>CCIO</sub> = 3.00 V (11)			0.2	V
	3.3-V low-level PCI output voltage	$I_{OL}$ = 1.5 mA DC, V <sub>CCIO</sub> = 3.00 to 3.60 V (11)			$0.1 \times V_{CCIO}$	V
	2.5-V low-level output voltage	I <sub>OL</sub> = 0.1 mA DC, V <sub>CCIO</sub> = 2.30 V (11)			0.2	V
		I <sub>OL</sub> = 1 mA DC, V <sub>CCIO</sub> = 2.30 V (11)			0.4	V
		I <sub>OL</sub> = 2 mA DC, V <sub>CCIO</sub> = 2.30 V (11)			0.7	V
I <sub>I</sub>	Input pin leakage current	$V_1 = 5.75$ to $-0.5$ V	-10		10	μΑ
l <sub>oz</sub>	Tri-stated I/O pin leakage current	$V_{O}$ = 5.75 to -0.5 V	-10		10	μA
I <sub>CC0</sub>	V <sub>CC</sub> supply current (standby) (All ESBs in power-down mode)	$V_1$ = ground, no load, no toggling inputs, -1 speed grade (12)		10		mA
		V <sub>I</sub> = ground, no load, no toggling inputs, -2, -3 speed grades (12)		5		mA
R <sub>CONF</sub>	Value of I/O pin pull-up resistor	V <sub>CCIO</sub> = 3.0 V (13)	20		50	W
	before and during configuration	V <sub>CCIO</sub> = 2.375 V (13)	30		80	W

Table 2	26. APEX 20K 5.0-V Tolera	nt Device Capacitandelotes (2)(14)			
Symbol	Parameter	Conditions	Min	Max	U
C <sub>IN</sub>	Input capacitance	V <sub>IN</sub> = 0 V, f = 1.0 MHz		8	pF
C <sub>INCLK</sub>	Input capacitance on dedicated clock pin	V <sub>IN</sub> = 0 V, f = 1.0 MHz		12	pF
C <sub>OUT</sub>	Output capacitance	V <sub>OUT</sub> = 0 V, f = 1.0 MHz		8	pF

Notes to Tables 23through 26:

- (1) See the Operating Requirements for Altera Devices Data Sheet
- (2) All APEX 20K devices are 5.0-V tolerant.
- (3) Minimum DC input is -0.5 V. During transitions, the input ts may undershoot to -2.0 V or overshoot to 5.75 V for input currents less than 100 mA and periods shorter than 20 ns.
- (4) Numbers in parentheses are for industrial-temperatur e-range devices.
- (5) Maximum V  $_{CC}$  rise time is 100 ms, and V $_{CC}$  must rise monotonically.
- (6) All pins, including dedicated inputs, clock I/O, and JTAG pins, may be driven before V <sub>CCINT</sub> and V<sub>CCIO</sub> are powered.
- (7) Typical values are for  $T_A = 25^{\circ}$  C,  $V_{CCINT} = 2.5$  V, and  $V_{CCIO} = 2.5$  or 3.3 V.
- (8) These values are specified in the APEX 20K device ecommended operating conditions, shown in Table 26 on page 62.
- (9) The APEX 20K input buffers are compatible with 2.5-V and 3.3-V (LVTTL and LVCMOS) signals. Additionally, the input buffers are 3.3-V PCI compliant when V <sub>CCIO</sub> and V<sub>CCINT</sub> meet the relationship shown in Figure 33 on page 68.
- (10) The bH parameter refers to high-level TTL, PCI or CMOS output current.
- (11) The b parameter refers to low-level TTL, PCI, or CMOS output current. This parameter applies to open-drain pins as well as output pins.
- (12) This value is specified for normal device operation. The value may vary during power-up.
- (13) Pin pull-up resistance values will be lower if an external source drives the pin higher than V<sub>CCIO</sub>.
- (14) Capacitance is sample-tested only.

Tables 27through 30 provide information on absolute maximum ratings, recommended operating conditions, DC operating conditions, and capacitance for 1.8-V APEX 20KE devices.

Table 2	Table 27. APEX 20KE Device Absolute Maximum Ratingste (1)						
Symbol	Parameter	Conditions	Min	Max	U	nit	
V <sub>CCINT</sub>	Supply voltage	With respect to ground (2)	-0.5	2.5	V		
V <sub>CCIO</sub>			-0.5	4.6	V		
VI	DC input voltage		-0.5	4.6	V		
I <sub>OUT</sub>	DC output current, per pin		-25	25	mA		
T <sub>STG</sub>	Storage temperature	No bias	-65	150	°C		
T <sub>AMB</sub>	Ambient temperature	Under bias	-65	135	°C		
Τ <sub>J</sub>	Junction temperature	PQFP, RQFP, TQFP, and BGA packages, under bias		135	°C		
		Ceramic PGA packages, under bias		150	°C		

Figure 39. ESB Synchronous Timing Waveforms




Figure 40 shows the timing model for bidirectional I/O pin timing.