E·XFL

Altera - EP20K200EQC208-2X Datasheet



Welcome to <u>E-XFL.COM</u>

Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

2 0 0 0 0 0	
Product Status	Active
Number of LABs/CLBs	832
Number of Logic Elements/Cells	-
Total RAM Bits	-
Number of I/O	136
Number of Gates	-
Voltage - Supply	1.71V ~ 1.89V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	208-BFQFP
Supplier Device Package	208-PQFP (28x28)
Purchase URL	https://www.e-xfl.com/pro/item?MUrl=&PartUrl=ep20k200eqc208-2x

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Table 2. Additional APEX 20K Device Feature			Note (1)			
Feature	EP20K300E	EP20K400	EP20K400E	EP20K600E	EP20K1000E	EP20K1500E
Maximum system gates	728,000	1,052,000	1,052,000	1,537,000	1,772,000	2,392,000
Typical gates	300,000	400,000	400,000	600,000	1,000,000	1,500,000
LEs	11,520	16,640	16,640	24,320	38,400	51,840
ESBs	72	104	104	152	160	216
Maximum RAM bits	147,456	212,992	212,992	311,296	327,680	442,368
Maximum macrocells	1,152	1,664	1,664	2,432	2,560	3,456
Maximum user I/O pins	408	502	488	588	708	808

Note to Tables 1 and 2:

 The embedded IEEE Std. 1149.1 Joint Test Action Group (JTAG) boundary-scan circuitry contributes up to 57,000 additional gates.

Additional Features

- Designed for low-power operation
 - 1.8-V and 2.5-V supply voltage (see Table 3)
 - MultiVolt[™] I/O interface support to interface with 1.8-V, 2.5-V, 3.3-V, and 5.0-V devices (see Table 3)
 - ESB offering programmable power-saving mode

Table 3. APEX 20K Supply Voltages			
Feature	De	vice	
	EP20K100 EP20K200 EP20K400	EP20K30E EP20K60E EP20K100E EP20K160E EP20K200E EP20K300E EP20K400E EP20K600E EP20K1000E EP20K1500E	
Internal supply voltage (V _{CCINT})	2.5 V	1.8 V	
MultiVolt I/O interface voltage levels (V _{CCIO})	2.5 V, 3.3 V, 5.0 V	1.8 V, 2.5 V, 3.3 V, 5.0 V (1)	

Note to Table 3:

(1) APEX 20KE devices can be 5.0-V tolerant by using an external resistor.

Table 5. APEX 20K FineLine BGA Package Options & I/O Count Notes (1), (2)					
Device	144 Pin	324 Pin	484 Pin	672 Pin	1,020 Pin
EP20K30E	93	128			
EP20K60E	93	196			
EP20K100		252			
EP20K100E	93	246			
EP20K160E			316		
EP20K200			382		
EP20K200E			376	376	
EP20K300E				408	
EP20K400				502 (3)	
EP20K400E				488 (3)	
EP20K600E				508 (3)	588
EP20K1000E				508 (3)	708
EP20K1500E					808

Notes to Tables 4 and 5:

Г

- (1) I/O counts include dedicated input and clock pins.
- (2) APEX 20K device package types include thin quad flat pack (TQFP), plastic quad flat pack (PQFP), power quad flat pack (RQFP), 1.27-mm pitch ball-grid array (BGA), 1.00-mm pitch FineLine BGA, and pin-grid array (PGA) packages.
- (3) This device uses a thermally enhanced package, which is taller than the regular package. Consult the *Altera Device Package Information Data Sheet* for detailed package size information.

Table 6. APEX 20	Table 6. APEX 20K QFP, BGA & PGA Package Sizes					
Feature	144-Pin TQFP	208-Pin QFP	240-Pin QFP	356-Pin BGA	652-Pin BGA	655-Pin PGA
Pitch (mm)	0.50	0.50	0.50	1.27	1.27	-
Area (mm ²)	484	924	1,218	1,225	2,025	3,906
$\begin{array}{l} \text{Length} \times \text{Width} \\ \text{(mm} \times \text{mm)} \end{array}$	22 × 22	30.4 × 30.4	34.9 × 34.9	35 × 35	45 × 45	62.5 × 62.5

Table 7. APEX 20K FineLine BGA Package Sizes					
Feature	144 Pin	324 Pin	484 Pin	672 Pin	1,020 Pin
Pitch (mm)	1.00	1.00	1.00	1.00	1.00
Area (mm ²)	169	361	529	729	1,089
$\text{Length} \times \text{Width} \text{ (mm} \times \text{mm)}$	13 × 13	19×19	23 × 23	27 × 27	33 × 33

1

Normal Mode

The normal mode is suitable for general logic applications, combinatorial functions, or wide decoding functions that can take advantage of a cascade chain. In normal mode, four data inputs from the LAB local interconnect and the carry-in are inputs to a four-input LUT. The Quartus II software Compiler automatically selects the carry-in or the DATA3 signal as one of the inputs to the LUT. The LUT output can be combined with the cascade-in signal to form a cascade chain through the cascade-out signal. LEs in normal mode support packed registers.

Arithmetic Mode

The arithmetic mode is ideal for implementing adders, accumulators, and comparators. An LE in arithmetic mode uses two 3-input LUTs. One LUT computes a three-input function; the other generates a carry output. As shown in Figure 8, the first LUT uses the carry-in signal and two data inputs from the LAB local interconnect to generate a combinatorial or registered output. For example, when implementing an adder, this output is the sum of three signals: DATA1, DATA2, and carry-in. The second LUT uses the same three signals to generate a carry-out signal, thereby creating a carry chain. The arithmetic mode also supports simultaneous use of the cascade chain. LEs in arithmetic mode can drive out registered and unregistered versions of the LUT output.

The Quartus II software implements parameterized functions that use the arithmetic mode automatically where appropriate; the designer does not need to specify how the carry chain will be used.

Counter Mode

The counter mode offers clock enable, counter enable, synchronous up/down control, synchronous clear, and synchronous load options. The counter enable and synchronous up/down control signals are generated from the data inputs of the LAB local interconnect. The synchronous clear and synchronous load options are LAB-wide signals that affect all registers in the LAB. Consequently, if any of the LEs in an LAB use the counter mode, other LEs in that LAB must be used as part of the same counter or be used for a combinatorial function. The Quartus II software automatically places any registers that are not used by the counter into other LABs.



For more information on APEX 20KE devices and CAM, see *Application* Note 119 (Implementing High-Speed Search Applications with APEX CAM).

Driving Signals to the ESB

ESBs provide flexible options for driving control signals. Different clocks can be used for the ESB inputs and outputs. Registers can be inserted independently on the data input, data output, read address, write address, WE, and RE signals. The global signals and the local interconnect can drive the WE and RE signals. The global signals, dedicated clock pins, and local interconnect can drive the ESB clock signals. Because the LEs drive the local interconnect, the LEs can control the WE and RE signals and the ESB clock, clock enable, and asynchronous clear signals. Figure 24 shows the ESB control signal generation logic.





(1) APEX 20KE devices have four dedicated clocks.

An ESB is fed by the local interconnect, which is driven by adjacent LEs (for high-speed connection to the ESB) or the MegaLAB interconnect. The ESB can drive the local, MegaLAB, or FastTrack Interconnect routing structure to drive LEs and IOEs in the same MegaLAB structure or anywhere in the device.

Implementing Logic in ROM

In addition to implementing logic with product terms, the ESB can implement logic functions when it is programmed with a read-only pattern during configuration, creating a large LUT. With LUTs, combinatorial functions are implemented by looking up the results, rather than by computing them. This implementation of combinatorial functions can be faster than using algorithms implemented in general logic, a performance advantage that is further enhanced by the fast access times of ESBs. The large capacity of ESBs enables designers to implement complex functions in one logic level without the routing delays associated with linked LEs or distributed RAM blocks. Parameterized functions such as LPM functions can take advantage of the ESB automatically. Further, the Quartus II software can implement portions of a design with ESBs where appropriate.

Programmable Speed/Power Control

APEX 20K ESBs offer a high-speed mode that supports very fast operation on an ESB-by-ESB basis. When high speed is not required, this feature can be turned off to reduce the ESB's power dissipation by up to 50%. ESBs that run at low power incur a nominal timing delay adder. This Turbo Bit[™] option is available for ESBs that implement product-term logic or memory functions. An ESB that is not used will be powered down so that it does not consume DC current.

Designers can program each ESB in the APEX 20K device for either high-speed or low-power operation. As a result, speed-critical paths in the design can run at high speed, while the remaining paths operate at reduced power.

I/O Structure

The APEX 20K IOE contains a bidirectional I/O buffer and a register that can be used either as an input register for external data requiring fast setup times, or as an output register for data requiring fast clock-to-output performance. IOEs can be used as input, output, or bidirectional pins. For fast bidirectional I/O timing, LE registers using local routing can improve setup times and OE timing. The Quartus II software Compiler uses the programmable inversion option to invert signals from the row and column interconnect automatically where appropriate. Because the APEX 20K IOE offers one output enable per pin, the Quartus II software Compiler can emulate open-drain operation efficiently.

The APEX 20K IOE includes programmable delays that can be activated to ensure zero hold times, minimum clock-to-output times, input IOE register-to-core register transfers, or core-to-output IOE register transfers. A path in which a pin directly drives a register may require the delay to ensure zero hold time, whereas a path in which a pin drives a register through combinatorial logic may not require the delay. Table 10 describes the APEX 20K programmable delays and their logic options in the Quartus II software.

Table 10. APEX 20K Programmable Delay Chains				
Programmable Delays	Quartus II Logic Option			
Input pin to core delay	Decrease input delay to internal cells			
Input pin to input register delay	Decrease input delay to input register			
Core to output register delay	Decrease input delay to output register			
Output register t_{CO} delay	Increase delay to output pin			

The Quartus II software compiler can program these delays automatically to minimize setup time while providing a zero hold time. Figure 25 shows how fast bidirectional I/Os are implemented in APEX 20K devices.

The register in the APEX 20K IOE can be programmed to power-up high or low after configuration is complete. If it is programmed to power-up low, an asynchronous clear can control the register. If it is programmed to power-up high, the register cannot be asynchronously cleared or preset. This feature is useful for cases where the APEX 20K device controls an active-low input or another device; it prevents inadvertent activation of the input upon power-up.

Figure 28 shows how a column IOE connects to the interconnect.

Figure 28. Column IOE Connection to the Interconnect



Dedicated Fast I/O Pins

APEX 20KE devices incorporate an enhancement to support bidirectional pins with high internal fanout such as PCI control signals. These pins are called Dedicated Fast I/O pins (FAST1, FAST2, FAST3, and FAST4) and replace dedicated inputs. These pins can be used for fast clock, clear, or high fanout logic signal distribution. They also can drive out. The Dedicated Fast I/O pin data output and tri-state control are driven by local interconnect from the adjacent MegaLAB for high speed.

Table 2	Table 25. APEX 20K 5.0-V Tolerant Device DC Operating Conditions (Part 2 of 2) Notes (2), (7), (8)						
Symbol	Parameter	Conditions	Min	Тур	Max	Unit	
V _{OL}	3.3-V low-level TTL output voltage	I _{OL} = 12 mA DC, V _{CCIO} = 3.00 V (11)			0.45	V	
	3.3-V low-level CMOS output voltage	$I_{OL} = 0.1 \text{ mA DC},$ $V_{CCIO} = 3.00 \text{ V} (11)$			0.2	V	
	3.3-V low-level PCI output voltage	I _{OL} = 1.5 mA DC, V _{CCIO} = 3.00 to 3.60 V (11)			$0.1 imes V_{CCIO}$	V	
	2.5-V low-level output voltage	I _{OL} = 0.1 mA DC, V _{CCIO} = 2.30 V (11)			0.2	V	
		I _{OL} = 1 mA DC, V _{CCIO} = 2.30 V (11)			0.4	V	
		I _{OL} = 2 mA DC, V _{CCIO} = 2.30 V (11)			0.7	V	
I _I	Input pin leakage current	$V_1 = 5.75$ to -0.5 V	-10		10	μA	
I _{OZ}	Tri-stated I/O pin leakage current	$V_{O} = 5.75$ to -0.5 V	-10		10	μA	
I _{CC0}	V _{CC} supply current (standby) (All ESBs in power-down mode)	V_1 = ground, no load, no toggling inputs, -1 speed grade (12)		10		mA	
		V ₁ = ground, no load, no toggling inputs, -2, -3 speed grades (12)		5		mA	
R _{CONF}	Value of I/O pin pull-up resistor	V _{CCIO} = 3.0 V (13)	20		50	W	
	before and during configuration	V _{CCIO} = 2.375 V (13)	30		80	W	

Table 28. APEX 20KE Device Recommended Operating Conditions						
Symbol	Parameter	Conditions	Min	Max	Unit	
V _{CCINT}	Supply voltage for internal logic and input buffers	(3), (4)	1.71 (1.71)	1.89 (1.89)	V	
V _{CCIO}	Supply voltage for output buffers, 3.3-V operation	(3), (4)	3.00 (3.00)	3.60 (3.60)	V	
	Supply voltage for output buffers, 2.5-V operation	(3), (4)	2.375 (2.375)	2.625 (2.625)	V	
	Supply voltage for output buffers, 1.8-V operation	(3), (4)	1.71 (1.71)	1.89 (1.89)	V	
VI	Input voltage	(5), (6)	-0.5	4.0	V	
Vo	Output voltage		0	V _{CCIO}	V	
TJ	Junction temperature	For commercial use	0	85	°C	
		For industrial use	-40	100	°C	
t _R	Input rise time			40	ns	
t _F	Input fall time			40	ns	

Table 2	Table 29. APEX 20KE Device DC Operating Conditions Notes (7), (8), (9)						
Symbol	Parameter	Conditions	Min	Тур	Max	Unit	
V _{IH}	High-level LVTTL, CMOS, or 3.3-V PCI input voltage		1.7, 0.5 × V _{CCIO} (10)		4.1	V	
V _{IL}	Low-level LVTTL, CMOS, or 3.3-V PCI input voltage		-0.5		0.8, 0.3 × V _{CCIO} (10)	V	
V _{OH}	3.3-V high-level LVTTL output voltage	I _{OH} = -12 mA DC, V _{CCIO} = 3.00 V (11)	2.4			V	
	3.3-V high-level LVCMOS output voltage	I _{OH} = -0.1 mA DC, V _{CCIO} = 3.00 V (11)	V _{CCIO} – 0.2			V	
	3.3-V high-level PCI output voltage	I _{OH} = -0.5 mA DC, V _{CCIO} = 3.00 to 3.60 V (11)	$0.9 imes V_{CCIO}$			V	
	2.5-V high-level output voltage	I _{OH} = -0.1 mA DC, V _{CCIO} = 2.30 V (11)	2.1			V	
		I _{OH} = -1 mA DC, V _{CCIO} = 2.30 V (11)	2.0			V	
		I _{OH} = -2 mA DC, V _{CCIO} = 2.30 V (11)	1.7			V	
V _{OL}	3.3-V low-level LVTTL output voltage	I _{OL} = 12 mA DC, V _{CCIO} = 3.00 V <i>(12)</i>			0.4	V	
	3.3-V low-level LVCMOS output voltage	I _{OL} = 0.1 mA DC, V _{CCIO} = 3.00 V (<i>12</i>)			0.2	V	
	3.3-V low-level PCI output voltage	$I_{OL} = 1.5 \text{ mA DC},$ $V_{CCIO} = 3.00 \text{ to } 3.60 \text{ V}$ (12)			0.1 × V _{CCIO}	V	
	2.5-V low-level output voltage	I _{OL} = 0.1 mA DC, V _{CCIO} = 2.30 V (<i>12</i>)			0.2	V	
		I _{OL} = 1 mA DC, V _{CCIO} = 2.30 V <i>(12)</i>			0.4	V	
		I _{OL} = 2 mA DC, V _{CCIO} = 2.30 V <i>(12)</i>			0.7	V	
I _I	Input pin leakage current	V ₁ = 4.1 to -0.5 V (13)	-10		10	μΑ	
I _{OZ}	Tri-stated I/O pin leakage current	V _O = 4.1 to -0.5 V (13)	-10		10	μA	
I _{CC0}	V _{CC} supply current (standby) (All ESBs in power-down mode)	V _I = ground, no load, no toggling inputs, -1 speed grade		10		mA	
		V ₁ = ground, no load, no toggling inputs, -2, -3 speed grades		5		mA	
R _{CONF}	Value of I/O pin pull-up resistor	V _{CCIO} = 3.0 V (14)	20		50	kΩ	
	before and during configuration	V _{CCIO} = 2.375 V (14)	30		80	kΩ	
		V _{CCIO} = 1.71 V (14)	60		150	kΩ	



Figure 37. APEX 20KE f_{MAX} Timing Model

Table 36. APEX 20KE Routing Timing Microparameters Note (1)					
Symbol	Parameter				
t _{F1-4}	Fanout delay using Local Interconnect				
t _{F5-20}	Fanout delay estimate using MegaLab Interconnect				
t _{F20+}	Fanout delay estimate using FastTrack Interconnect				

Note to Table 36:

 These parameters are worst-case values for typical applications. Post-compilation timing simulation and timing analysis are required to determine actual worst-case performance.

Table 37. APEX 20KE Functional Timing Microparameters			
Symbol	Parameter		
ТСН	Minimum clock high time from clock pin		
TCL	Minimum clock low time from clock pin		
TCLRP	LE clear Pulse Width		
TPREP	LE preset pulse width		
TESBCH	Clock high time for ESB		
TESBCL	Clock low time for ESB		
TESBWP	Write pulse width		
TESBRP	Read pulse width		

Table 37. APEX 20KE Functional Timing Microparameters

Tables 38 and 39 describe the APEX 20KE external timing parameters.

Table 38. APEX 20KE External Timing Parameters Note (1)							
Symbol	Clock Parameter Condition						
t _{INSU}	Setup time with global clock at IOE input register						
t _{INH}	Hold time with global clock at IOE input register						
t _{оитсо}	Clock-to-output delay with global clock at IOE output register	C1 = 10 pF					
t _{INSUPLL}	Setup time with PLL clock at IOE input register						
t _{INHPLL}	Hold time with PLL clock at IOE input register						
t _{OUTCOPLL}	Clock-to-output delay with PLL clock at IOE output register	C1 = 10 pF					

Table 39. APEX	Table 39. APEX 20KE External Bidirectional Timing Parameters Note (1)								
Symbol	Parameter	Conditions							
t _{INSUBIDIR}	Setup time for bidirectional pins with global clock at LAB adjacent Input Register								
t _{INHBIDIR}	Hold time for bidirectional pins with global clock at LAB adjacent Input Register								
^t OUTCOBIDIR	Clock-to-output delay for bidirectional pins with global clock at IOE output register	C1 = 10 pF							
t _{XZBIDIR}	Synchronous Output Enable Register to output buffer disable delay	C1 = 10 pF							
t _{ZXBIDIR}	Synchronous Output Enable Register output buffer enable delay	C1 = 10 pF							
t _{INSUBIDIRPLL}	Setup time for bidirectional pins with PLL clock at LAB adjacent Input Register								
t _{INHBIDIRPLL}	Hold time for bidirectional pins with PLL clock at LAB adjacent Input Register								
^t OUTCOBIDIRPLL	Clock-to-output delay for bidirectional pins with PLL clock at IOE output register	C1 = 10 pF							
t _{XZBIDIRPLL}	Synchronous Output Enable Register to output buffer disable delay with PLL	C1 = 10 pF							
t _{ZXBIDIRPLL}	Synchronous Output Enable Register output buffer enable delay with PLL	C1 = 10 pF							

Note to Tables 38 and 39:

Г

(1) These timing parameters are sample-tested only.

Tables 40 through 42 show the f_{MAX} timing parameters for EP20K100, EP20K200, and EP20K400 APEX 20K devices.

Symbol	-1 Snee	d Grade	-2 Snee	d Grade	-3 Sner	ed Grade	Units
oymbol							_
	Min	Max	Min	Max	Min	Max	
t _{SU}	0.5		0.6		0.8		ns
t _H	0.7		0.8		1.0		ns
t _{CO}		0.3		0.4		0.5	ns
t _{LUT}		0.8		1.0		1.3	ns
t _{ESBRC}		1.7		2.1		2.4	ns
t _{ESBWC}		5.7		6.9		8.1	ns
t _{ESBWESU}	3.3		3.9		4.6		ns
t _{ESBDATASU}	2.2		2.7		3.1		ns
t _{ESBDATAH}	0.6		0.8		0.9		ns
t _{ESBADDRSU}	2.4		2.9		3.3		ns
t _{ESBDATACO1}		1.3		1.6		1.8	ns
t _{ESBDATACO2}		2.6		3.1		3.6	ns
t _{ESBDD}		2.5		3.3		3.6	ns
t _{PD}		2.5		3.0		3.6	ns
t _{PTERMSU}	2.3		2.6		3.2		ns
t _{PTERMCO}		1.5		1.8		2.1	ns
t _{F1-4}		0.5		0.6		0.7	ns
t _{F5-20}		1.6		1.7		1.8	ns
t _{F20+}		2.2		2.2		2.3	ns
t _{CH}	2.0		2.5		3.0		ns
t _{CL}	2.0		2.5		3.0		ns
t _{CLRP}	0.3		0.4		0.4		ns
t _{PREP}	0.5		0.5		0.5		ns
t _{ESBCH}	2.0		2.5		3.0		ns
t _{ESBCL}	2.0		2.5		3.0		ns
t _{ESBWP}	1.6		1.9		2.2		ns
t _{ESBRP}	1.0		1.3		1.4		ns

Tables 67 through 72 describe f_{MAX} LE Timing Microparameters, f_{MAX} ESB Timing Microparameters, f_{MAX} Routing Delays, Minimum Pulse Width Timing Parameters, External Timing Parameters, and External Bidirectional Timing Parameters for EP20K160E APEX 20KE devices.

Table 67. EP20K160E f _{MAX} LE Timing Microparameters									
Symbol		-1		-2	-	3	Unit		
	Min	Max	Min	Max	Min	Max			
t _{SU}	0.22		0.24		0.26		ns		
t _H	0.22		0.24		0.26		ns		
t _{CO}		0.25		0.31		0.35	ns		
t _{LUT}		0.69		0.88		1.12	ns		

٦

Table 86. EP20k	(400E f _{MAX} ESI	B Timing Micr	oparameters				
Symbol	-1 Speed Grade		-2 Spe	-2 Speed Grade		-3 Speed Grade	
	Min	Max	Min	Max	Min	Max	
t _{ESBARC}		1.67		1.91		1.99	ns
t _{ESBSRC}		2.30		2.66		2.93	ns
t _{ESBAWC}		3.09		3.58		3.99	ns
t _{ESBSWC}		3.01		3.65		4.05	ns
t _{ESBWASU}	0.54		0.63		0.65		ns
t _{ESBWAH}	0.36		0.43		0.42		ns
t _{ESBWDSU}	0.69		0.77		0.84		ns
t _{ESBWDH}	0.36		0.43		0.42		ns
t _{ESBRASU}	1.61		1.77		1.86		ns
t _{ESBRAH}	0.00		0.00		0.01		ns
t _{ESBWESU}	1.35		1.47		1.61		ns
t _{ESBWEH}	0.00		0.00		0.00		ns
t _{ESBDATASU}	-0.18		-0.30		-0.27		ns
t _{ESBDATAH}	0.13		0.13		0.13		ns
t _{ESBWADDRSU}	-0.02		-0.11		-0.03		ns
t _{ESBRADDRSU}	0.06		-0.01		-0.05		ns
t _{ESBDATACO1}		1.16		1.40		1.54	ns
t _{ESBDATACO2}		2.18		2.55		2.85	ns
t _{ESBDD}		2.73		3.17		3.58	ns
t _{PD}		1.57		1.83		2.07	ns
t _{PTERMSU}	0.92		0.99		1.18		ns
t _{PTERMCO}		1.18		1.43		1.17	ns

APEX 20K Programmable Logic Device Family Data Sheet

Table 87. EP20K400E f _{MAX} Routing Delays									
Symbol	-1 Spe	ed Grade	-2 Spe	ed Grade	-3 Speed Grade				
	Min	Max	Min	Max	Min	Max			
t _{F1-4}		0.25		0.25		0.26	ns		
t _{F5-20}		1.01		1.12		1.25	ns		
t _{F20+}		3.71		3.92		4.17	ns		

Symbol	-1 Speed Grade		-2 Speed Grade		-3 Speed	Unit	
	Min	Max	Min	Max	Min	Max	
t _{CH}	1.36		2.22		2.35		ns
t _{CL}	1.36		2.26		2.35		ns
t _{CLRP}	0.18		0.18		0.19		ns
t _{PREP}	0.18		0.18		0.19		ns
t _{ESBCH}	1.36		2.26		2.35		ns
t _{ESBCL}	1.36		2.26		2.35		ns
t _{ESBWP}	1.17		1.38		1.56		ns
t _{ESBRP}	0.94		1.09		1.25		ns

Table 89. EP20K400E External Timing Parameters									
Symbol	-1 Speed Grade		-2 Speed Grade		-3 Speed Grade		Unit		
	Min	Max	Min	Max	Min	Max			
t _{INSU}	2.51		2.64		2.77		ns		
t _{INH}	0.00		0.00		0.00		ns		
t _{outco}	2.00	5.25	2.00	5.79	2.00	6.32	ns		
t _{insupll}	3.221		3.38		-		ns		
t _{INHPLL}	0.00		0.00		-		ns		
t _{outcopll}	0.50	2.25	0.50	2.45	-	-	ns		

Г

Tables 97 through 102 describe f_{MAX} LE Timing Microparameters, f_{MAX} ESB Timing Microparameters, f_{MAX} Routing Delays, Minimum Pulse Width Timing Parameters, External Timing Parameters, and External Bidirectional Timing Parameters for EP20K1000E APEX 20KE devices.

Table 97. EP20K1000E f _{MAX} LE Timing Microparameters									
Symbol	-1 Spee	ed Grade	-2 Spe	ed Grade	-3 Spee	d Grade	Unit		
	Min	Max	Min	Max	Min	Max			
t _{SU}	0.25		0.25		0.25		ns		
t _H	0.25		0.25		0.25		ns		
t _{CO}		0.28		0.32		0.33	ns		
t _{LUT}		0.80		0.95		1.13	ns		

APEX 20K Programmable Logic Device Family Data Sheet

Table 99. EP20K1000E f _{MAX} Routing Delays									
Symbol	-1 Spe	ed Grade	-2 Spe	ed Grade	-3 Speed Grade		Unit		
	Min	Max	Min	Max	Min	Max			
t _{F1-4}		0.27		0.27		0.27	ns		
t _{F5-20}		1.45		1.63		1.75	ns		
t _{F20+}		4.15		4.33		4.97	ns		

Table 100. EP20K1000E Minimum Pulse Width Timing Parameters									
Symbol	-1 Spee	d Grade	-2 Speed Grade		-3 Speed Grade		Unit		
	Min	Max	Min	Max	Min	Max			
t _{CH}	1.25		1.43		1.67		ns		
t _{CL}	1.25		1.43		1.67		ns		
t _{CLRP}	0.20		0.20		0.20		ns		
t _{PREP}	0.20		0.20		0.20		ns		
t _{ESBCH}	1.25		1.43		1.67		ns		
t _{ESBCL}	1.25		1.43		1.67		ns		
t _{ESBWP}	1.28		1.51		1.65		ns		
t _{ESBRP}	1.11		1.29		1.41		ns		

Table 101. EP20K1000E External Timing Parameters												
Symbol	ibol -1 Speed Grade		-2 Speed Grade		-3 Speed Grade		Unit					
	Min	Max	Min	Max	Min	Мах						
t _{INSU}	2.70		2.84		2.97		ns					
t _{INH}	0.00		0.00		0.00		ns					
t _{outco}	2.00	5.75	2.00	6.33	2.00	6.90	ns					
t _{INSUPLL}	1.64		2.09		-		ns					
t _{INHPLL}	0.00		0.00		-		ns					
t _{outcopll}	0.50	2.25	0.50	2.99	-	-	ns					

Table 110. Selectable I/O Standard Output Delays											
Symbol	-1 Speed Grade		-2 Speed Grade		-3 Speed Grade		Unit				
	Min	Max	Min	Max	Min	Max	Min				
LVCMOS		0.00		0.00		0.00	ns				
LVTTL		0.00		0.00		0.00	ns				
2.5 V		0.00		0.09		0.10	ns				
1.8 V		2.49		2.98		3.03	ns				
PCI		-0.03		0.17		0.16	ns				
GTL+		0.75		0.75		0.76	ns				
SSTL-3 Class I		1.39		1.51		1.50	ns				
SSTL-3 Class II		1.11		1.23		1.23	ns				
SSTL-2 Class I		1.35		1.48		1.47	ns				
SSTL-2 Class II		1.00		1.12		1.12	ns				
LVDS		-0.48		-0.48		-0.48	ns				
CTT		0.00		0.00		0.00	ns				
AGP		0.00		0.00		0.00	ns				

Power Consumption

To estimate device power consumption, use the interactive power calculator on the Altera web site at **http://www.altera.com**.

Configuration & Operation

The APEX 20K architecture supports several configuration schemes. This section summarizes the device operating modes and available device configuration schemes.

Operating Modes

The APEX architecture uses SRAM configuration elements that require configuration data to be loaded each time the circuit powers up. The process of physically loading the SRAM data into the device is called configuration. During initialization, which occurs immediately after configuration, the device resets registers, enables I/O pins, and begins to operate as a logic device. The I/O pins are tri-stated during power-up, and before and during configuration. Together, the configuration and initialization processes are called *command mode*; normal device operation is called *user mode*.

Before and during device configuration, all I/O pins are pulled to $\rm V_{\rm CCIO}$ by a built-in weak pull-up resistor.