# E·XFL

# Intel - EP20K200EQC240-1 Datasheet



Welcome to E-XFL.COM

#### Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

#### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

Product Status	Obsolete
Number of LABs/CLBs	832
Number of Logic Elements/Cells	8320
Total RAM Bits	106496
Number of I/O	168
Number of Gates	526000
Voltage - Supply	1.71V ~ 1.89V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	240-BFQFP
Supplier Device Package	240-PQFP (32x32)
Purchase URL	https://www.e-xfl.com/product-detail/intel/ep20k200eqc240-1

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

All APEX 20K devices are reconfigurable and are 100% tested prior to shipment. As a result, test vectors do not have to be generated for fault coverage purposes. Instead, the designer can focus on simulation and design verification. In addition, the designer does not need to manage inventories of different application-specific integrated circuit (ASIC) designs; APEX 20K devices can be configured on the board for the specific functionality required.

APEX 20K devices are configured at system power-up with data stored in an Altera serial configuration device or provided by a system controller. Altera offers in-system programmability (ISP)-capable EPC1, EPC2, and EPC16 configuration devices, which configure APEX 20K devices via a serial data stream. Moreover, APEX 20K devices contain an optimized interface that permits microprocessors to configure APEX 20K devices serially or in parallel, and synchronously or asynchronously. The interface also enables microprocessors to treat APEX 20K devices as memory and configure the device by writing to a virtual memory location, making reconfiguration easy.

After an APEX 20K device has been configured, it can be reconfigured in-circuit by resetting the device and loading new data. Real-time changes can be made during system operation, enabling innovative reconfigurable computing applications.

APEX 20K devices are supported by the Altera Quartus II development system, a single, integrated package that offers HDL and schematic design entry, compilation and logic synthesis, full simulation and worst-case timing analysis, SignalTap logic analysis, and device configuration. The Quartus II software runs on Windows-based PCs, Sun SPARCstations, and HP 9000 Series 700/800 workstations.

The Quartus II software provides NativeLink interfaces to other industrystandard PC- and UNIX workstation-based EDA tools. For example, designers can invoke the Quartus II software from within third-party design tools. Further, the Quartus II software contains built-in optimized synthesis libraries; synthesis tools can use these libraries to optimize designs for APEX 20K devices. For example, the Synopsys Design Compiler library, supplied with the Quartus II development system, includes DesignWare functions optimized for the APEX 20K architecture.



Figure 6. APEX 20K Carry Chain

#### LAB-Wide Normal Mode (1) Clock Enable (2) Carry-In (3) Cascade-In LE-Out data1 data2 PRN 4-Input D Q LUT data3 LE-Out ENA data4 CLRN Cascade-Out LAB-Wide Arithmetic Mode Clock Enable (2) Carry-In Cascade-In LE-Out PRN data1 Q D 3-Input data2 LUT LE-Out ENA CLRN 3-Input LUT Cascade-Out Carry-Out

#### Figure 8. APEX 20K LE Operating Modes





#### Notes to Figure 8:

- (1) LEs in normal mode support register packing.
- (2) There are two LAB-wide clock enables per LAB.
- (3) When using the carry-in in normal mode, the packed register feature is unavailable.
- (4) A register feedback multiplexer is available on LE1 of each LAB.
- (5) The DATA1 and DATA2 input signals can supply counter enable, up or down control, or register feedback signals for LEs other than the second LE in an LAB.
- (6) The LAB-wide synchronous clear and LAB wide synchronous load affect all registers in an LAB.





A row line can be driven directly by LEs, IOEs, or ESBs in that row. Further, a column line can drive a row line, allowing an LE, IOE, or ESB to drive elements in a different row via the column and row interconnect. The row interconnect drives the MegaLAB interconnect to drive LEs, IOEs, or ESBs in a particular MegaLAB structure.

A column line can be directly driven by LEs, IOEs, or ESBs in that column. A column line on a device's left or right edge can also be driven by row IOEs. The column line is used to route signals from one row to another. A column line can drive a row line; it can also drive the MegaLAB interconnect directly, allowing faster connections between rows.

Figure 10 shows how the FastTrack Interconnect uses the local interconnect to drive LEs within MegaLAB structures.

Table 9. APEX 20K Routing Scheme										
Source					De	stination				
	Row I/O Pin	Column I/O Pin	LE	ESB	Local Interconnect	MegaLAB Interconnect	Row FastTrack Interconnect	Column FastTrack Interconnect	FastRow Interconnect	
Row I/O Pin					✓	~	~	~		
Column I/O Pin								~	✓ (1)	
LE					~	~	~	~		
ESB					<ul> <li>Image: A set of the set of the</li></ul>	~	~	~		
Local Interconnect	~	~	~	~						
MegaLAB Interconnect					~					
Row FastTrack Interconnect						~		~		
Column FastTrack Interconnect						~	~			
FastRow Interconnect					✓ (1)					

#### Note to Table 9:

(1) This connection is supported in APEX 20KE devices only.

# Product-Term Logic

The product-term portion of the MultiCore architecture is implemented with the ESB. The ESB can be configured to act as a block of macrocells on an ESB-by-ESB basis. Each ESB is fed by 32 inputs from the adjacent local interconnect; therefore, it can be driven by the MegaLAB interconnect or the adjacent LAB. Also, nine ESB macrocells feed back into the ESB through the local interconnect for higher performance. Dedicated clock pins, global signals, and additional inputs from the local interconnect drive the ESB control signals.

In product-term mode, each ESB contains 16 macrocells. Each macrocell consists of two product terms and a programmable register. Figure 13 shows the ESB in product-term mode.



For more information on APEX 20KE devices and CAM, see *Application* Note 119 (Implementing High-Speed Search Applications with APEX CAM).

# **Driving Signals to the ESB**

ESBs provide flexible options for driving control signals. Different clocks can be used for the ESB inputs and outputs. Registers can be inserted independently on the data input, data output, read address, write address, WE, and RE signals. The global signals and the local interconnect can drive the WE and RE signals. The global signals, dedicated clock pins, and local interconnect can drive the ESB clock signals. Because the LEs drive the local interconnect, the LEs can control the WE and RE signals and the ESB clock, clock enable, and asynchronous clear signals. Figure 24 shows the ESB control signal generation logic.





(1) APEX 20KE devices have four dedicated clocks.

An ESB is fed by the local interconnect, which is driven by adjacent LEs (for high-speed connection to the ESB) or the MegaLAB interconnect. The ESB can drive the local, MegaLAB, or FastTrack Interconnect routing structure to drive LEs and IOEs in the same MegaLAB structure or anywhere in the device.



# Figure 25. APEX 20K Bidirectional I/O Registers Note (1)



#### **Altera Corporation**

#### Clock Phase & Delay Adjustment

The APEX 20KE ClockShift feature allows the clock phase and delay to be adjusted. The clock phase can be adjusted by 90° steps. The clock delay can be adjusted to increase or decrease the clock delay by an arbitrary amount, up to one clock period.

# LVDS Support

Two PLLs are designed to support the LVDS interface. When using LVDS, the I/O clock runs at a slower rate than the data transfer rate. Thus, PLLs are used to multiply the I/O clock internally to capture the LVDS data. For example, an I/O clock may run at 105 MHz to support 840 megabits per second (Mbps) LVDS data transfer. In this example, the PLL multiplies the incoming clock by eight to support the high-speed data transfer. You can use PLLs in EP20K400E and larger devices for high-speed LVDS interfacing.

### Lock Signals

The APEX 20KE ClockLock circuitry supports individual LOCK signals. The LOCK signal drives high when the ClockLock circuit has locked onto the input clock. The LOCK signals are optional for each ClockLock circuit; when not used, they are I/O pins.

# ClockLock & ClockBoost Timing Parameters

For the ClockLock and ClockBoost circuitry to function properly, the incoming clock must meet certain requirements. If these specifications are not met, the circuitry may not lock onto the incoming clock, which generates an erroneous clock within the device. The clock generated by the ClockLock and ClockBoost circuitry must also meet certain specifications. If the incoming clock meets these requirements during configuration, the APEX 20K ClockLock and ClockBoost circuitry will lock onto the clock during configuration. The circuit will be ready for use immediately after configuration. In APEX 20KE devices, the clock input standard is programmable, so the PLL cannot respond to the clock until the device is configured. The PLL locks onto the input clock as soon as configuration is complete. Figure 30 shows the incoming and generated clock specifications.

For more information on ClockLock and ClockBoost circuitry, see Application Note 115: Using the ClockLock and ClockBoost PLL Features in APEX Devices. The APEX 20K device instruction register length is 10 bits. The APEX 20K device USERCODE register length is 32 bits. Tables 20 and 21 show the boundary-scan register length and device IDCODE information for APEX 20K devices.

Table 20. APEX 20K Boundary-Scan Register Length							
Device	Boundary-Scan Register Length						
EP20K30E	420						
EP20K60E	624						
EP20K100	786						
EP20K100E	774						
EP20K160E	984						
EP20K200	1,176						
EP20K200E	1,164						
EP20K300E	1,266						
EP20K400	1,536						
EP20K400E	1,506						
EP20K600E	1,806						
EP20K1000E	2,190						
EP20K1500E	1 (1)						

#### Note to Table 20:

(1) This device does not support JTAG boundary scan testing.

Table 2	Table 24. APEX 20K 5.0-V Tolerant Device Recommended Operating Conditions       Note (2)								
Symbol	Parameter	Conditions	Min	Max	Unit				
V <sub>CCINT</sub>	Supply voltage for internal logic and input buffers	(4), (5)	2.375 (2.375)	2.625 (2.625)	V				
V <sub>CCIO</sub>	Supply voltage for output buffers, 3.3-V operation	(4), (5)	3.00 (3.00)	3.60 (3.60)	V				
	Supply voltage for output buffers, 2.5-V operation	(4), (5)	2.375 (2.375)	2.625 (2.625)	V				
VI	Input voltage	(3), (6)	-0.5	5.75	V				
Vo	Output voltage		0	V <sub>CCIO</sub>	V				
ТJ	Junction temperature	For commercial use	0	85	°C				
		For industrial use	-40	100	°C				
t <sub>R</sub>	Input rise time			40	ns				
t <sub>F</sub>	Input fall time			40	ns				

Table 25. APEX 20K 5.0-V Tolerant Device DC Operating Conditions (Part 1 of 2)       Notes (2), (7), (8)										
Symbol	Parameter	Conditions	Min	Тур	Max	Unit				
V <sub>IH</sub>	High-level input voltage		1.7, 0.5 × V <sub>CCIO</sub> (9)		5.75	V				
V <sub>IL</sub>	Low-level input voltage		-0.5		$0.8, 0.3 \times V_{CCIO}$	V				
V <sub>OH</sub>	3.3-V high-level TTL output voltage	I <sub>OH</sub> = -8 mA DC, V <sub>CCIO</sub> = 3.00 V <i>(10)</i>	2.4			V				
	3.3-V high-level CMOS output voltage	I <sub>OH</sub> = -0.1 mA DC, V <sub>CCIO</sub> = 3.00 V <i>(10)</i>	V <sub>CCIO</sub> - 0.2			V				
	3.3-V high-level PCI output voltage	$I_{OH} = -0.5 \text{ mA DC},$ $V_{CCIO} = 3.00 \text{ to } 3.60 \text{ V}$ (10)	$0.9 \times V_{CCIO}$			V				
	2.5-V high-level output voltage	I <sub>OH</sub> = -0.1 mA DC, V <sub>CCIO</sub> = 2.30 V <i>(10)</i>	2.1			V				
		I <sub>OH</sub> = -1 mA DC, V <sub>CCIO</sub> = 2.30 V (10)	2.0			V				
		$I_{OH} = -2 \text{ mA DC},$ $V_{CCIO} = 2.30 \text{ V} (10)$	1.7			V				

Table 2	Table 26. APEX 20K 5.0-V Tolerant Device Capacitance       Notes (2), (14)										
Symbol	Parameter	Conditions	Min	Max	Unit						
C <sub>IN</sub>	Input capacitance	V <sub>IN</sub> = 0 V, f = 1.0 MHz		8	pF						
CINCLK	Input capacitance on dedicated clock pin	V <sub>IN</sub> = 0 V, f = 1.0 MHz		12	pF						
C <sub>OUT</sub>	Output capacitance	V <sub>OUT</sub> = 0 V, f = 1.0 MHz		8	pF						

#### Notes to Tables 23 through 26:

- (1) See the Operating Requirements for Altera Devices Data Sheet.
- All APEX 20K devices are 5.0-V tolerant. (2)
- (3) Minimum DC input is -0.5 V. During transitions, the inputs may undershoot to -2.0 V or overshoot to 5.75 V for input currents less than 100 mA and periods shorter than 20 ns.
- Numbers in parentheses are for industrial-temperature-range devices. (4)
- Maximum  $V_{CC}$  rise time is 100 ms, and  $V_{CC}$  must rise monotonically. (5)
- All pins, including dedicated inputs, clock I/O, and JTAG pins, may be driven before V<sub>CCINT</sub> and V<sub>CCIO</sub> are (6) powered.
- (7)Typical values are for  $T_A = 25^{\circ}$  C,  $V_{CCINT} = 2.5$  V, and  $V_{CCIO} = 2.5$  or 3.3 V.
- These values are specified in the APEX 20K device recommended operating conditions, shown in Table 26 on (8)page 62.
- (9) The APEX 20K input buffers are compatible with 2.5-V and 3.3-V (LVTTL and LVCMOS) signals. Additionally, the input buffers are 3.3-V PCI compliant when V<sub>CCIO</sub> and V<sub>CCINT</sub> meet the relationship shown in Figure 33 on page 68.
- (10) The I<sub>OH</sub> parameter refers to high-level TTL, PCI or CMOS output current.
- (11) The I<sub>OL</sub> parameter refers to low-level TTL, PCI, or CMOS output current. This parameter applies to open-drain pins as well as output pins.
- (12) This value is specified for normal device operation. The value may vary during power-up.
- (13) Pin pull-up resistance values will be lower if an external source drives the pin higher than  $V_{CCIO}$ .
- (14) Capacitance is sample-tested only.

Tables 27 through 30 provide information on absolute maximum ratings, recommended operating conditions, DC operating conditions, and capacitance for 1.8-V APEX 20KE devices.

Table 2	Table 27. APEX 20KE Device Absolute Maximum Ratings       Note (1)									
Symbol	Parameter	Conditions	Min	Max	Unit					
V <sub>CCINT</sub>	Supply voltage	With respect to ground (2)	-0.5	2.5	V					
V <sub>CCIO</sub>			-0.5	4.6	V					
VI	DC input voltage		-0.5	4.6	V					
I <sub>OUT</sub>	DC output current, per pin		-25	25	mA					
T <sub>STG</sub>	Storage temperature	No bias	-65	150	°C					
T <sub>AMB</sub>	Ambient temperature	Under bias	-65	135	°C					
ΤJ	Junction temperature	PQFP, RQFP, TQFP, and BGA packages, under bias		135	°C					
		Ceramic PGA packages, under bias		150	°C					

P

For DC Operating Specifications on APEX 20KE I/O standards, please refer to *Application Note 117 (Using Selectable I/O Standards in Altera Devices).* 

Table 30. APEX 20KE Device Capacitance     Note (15)										
Symbol	Parameter	Conditions	Min	Max	Unit					
C <sub>IN</sub>	Input capacitance	V <sub>IN</sub> = 0 V, f = 1.0 MHz		8	pF					
CINCLK	Input capacitance on dedicated clock pin	V <sub>IN</sub> = 0 V, f = 1.0 MHz		12	pF					
C <sub>OUT</sub>	Output capacitance	V <sub>OUT</sub> = 0 V, f = 1.0 MHz		8	pF					

#### Notes to Tables 27 through 30:

- (1) See the Operating Requirements for Altera Devices Data Sheet.
- (2) Minimum DC input is -0.5 V. During transitions, the inputs may undershoot to -2.0 V or overshoot to 5.75 V for input currents less than 100 mA and periods shorter than 20 ns.
- (3) Numbers in parentheses are for industrial-temperature-range devices.
- (4) Maximum  $V_{CC}$  rise time is 100 ms, and  $V_{CC}$  must rise monotonically.
- (5) Minimum DC input is -0.5 V. During transitions, the inputs may undershoot to -2.0 V or overshoot to the voltage shown in the following table based on input duty cycle for input currents less than 100 mA. The overshoot is dependent upon duty cycle of the signal. The DC case is equivalent to 100% duty cycle.

Vin	Max. Duty Cycle
4.0V	100% (DC)
4.1	90%

- 4.2 50%
- 4.3 30%
- 4.4 17%
- 4.5 10%
- (6) All pins, including dedicated inputs, clock, I/O, and JTAG pins, may be driven before V<sub>CCINT</sub> and V<sub>CCIO</sub> are powered.
- (7) Typical values are for  $T_A = 25^\circ$  C,  $V_{CCINT} = 1.8$  V, and  $V_{CCIO} = 1.8$  V, 2.5 V or 3.3 V.
- (8) These values are specified under the APEX 20KE device recommended operating conditions, shown in Table 24 on page 60.
- (9) Refer to Application Note 117 (Using Selectable I/O Standards in Altera Devices) for the V<sub>IH</sub>, V<sub>IL</sub>, V<sub>OH</sub>, V<sub>OL</sub>, and I<sub>I</sub> parameters when VCCIO = 1.8 V.
- (10) The APEX 20KE input buffers are compatible with 1.8-V, 2.5-V and 3.3-V (LVTTL and LVCMOS) signals. Additionally, the input buffers are 3.3-V PCI compliant. Input buffers also meet specifications for GTL+, CTT, AGP, SSTL-2, SSTL-3, and HSTL.
- (11) The I<sub>OH</sub> parameter refers to high-level TTL, PCI, or CMOS output current.
- (12) The I<sub>OL</sub> parameter refers to low-level TTL, PCI, or CMOS output current. This parameter applies to open-drain pins as well as output pins.
- (13) This value is specified for normal device operation. The value may vary during power-up.
- (14) Pin pull-up resistance values will be lower if an external source drives the pin higher than V<sub>CCIO</sub>.
- (15) Capacitance is sample-tested only.

Figure 33 shows the relationship between  $\rm V_{CCIO}$  and  $\rm V_{CCINT}$  for 3.3-V PCI compliance on APEX 20K devices.

Table 50. EP20K30E f <sub>MAX</sub> ESB Timing Microparameters										
Symbol		-1		-2	-3		Unit			
	Min	Max	Min	Max	Min	Max				
t <sub>ESBARC</sub>		2.03		2.86		4.24	ns			
t <sub>ESBSRC</sub>		2.58		3.49		5.02	ns			
t <sub>ESBAWC</sub>		3.88		5.45		8.08	ns			
t <sub>ESBSWC</sub>		4.08		5.35		7.48	ns			
t <sub>ESBWASU</sub>	1.77		2.49		3.68		ns			
t <sub>ESBWAH</sub>	0.00		0.00		0.00		ns			
t <sub>ESBWDSU</sub>	1.95		2.74		4.05		ns			
t <sub>ESBWDH</sub>	0.00		0.00		0.00		ns			
t <sub>ESBRASU</sub>	1.96		2.75		4.07		ns			
t <sub>ESBRAH</sub>	0.00		0.00		0.00		ns			
t <sub>ESBWESU</sub>	1.80		2.73		4.28		ns			
t <sub>ESBWEH</sub>	0.00		0.00		0.00		ns			
t <sub>ESBDATASU</sub>	0.07		0.48		1.17		ns			
t <sub>ESBDATAH</sub>	0.13		0.13		0.13		ns			
t <sub>ESBWADDRSU</sub>	0.30		0.80		1.64		ns			
t <sub>ESBRADDRSU</sub>	0.37		0.90		1.78		ns			
t <sub>ESBDATACO1</sub>		1.11		1.32		1.67	ns			
t <sub>ESBDATACO2</sub>		2.65		3.73		5.53	ns			
t <sub>ESBDD</sub>		3.88		5.45		8.08	ns			
t <sub>PD</sub>		1.91		2.69		3.98	ns			
t <sub>PTERMSU</sub>	1.04		1.71		2.82		ns			
t <sub>PTERMCO</sub>		1.13		1.34		1.69	ns			

# Table 51. EP20K30E f<sub>MAX</sub> Routing Delays

Symbol	-1		-2		-3		Unit
	Min	Max	Min	Max	Min	Max	
t <sub>F1-4</sub>		0.24		0.27		0.31	ns
t <sub>F5-20</sub>		1.03		1.14		1.30	ns
t <sub>F20+</sub>		1.42		1.54		1.77	ns

Table 56. EP20K60E f <sub>MAX</sub> ESB Timing Microparameters								
Symbol	-1			-2	-	-3		
	Min	Max	Min	Мах	Min	Max		
t <sub>ESBARC</sub>		1.83		2.57		3.79	ns	
t <sub>ESBSRC</sub>		2.46		3.26		4.61	ns	
t <sub>ESBAWC</sub>		3.50		4.90		7.23	ns	
t <sub>ESBSWC</sub>		3.77		4.90		6.79	ns	
t <sub>ESBWASU</sub>	1.59		2.23		3.29		ns	
t <sub>ESBWAH</sub>	0.00		0.00		0.00		ns	
t <sub>ESBWDSU</sub>	1.75		2.46		3.62		ns	
t <sub>ESBWDH</sub>	0.00		0.00		0.00		ns	
t <sub>ESBRASU</sub>	1.76		2.47		3.64		ns	
t <sub>ESBRAH</sub>	0.00		0.00		0.00		ns	
t <sub>ESBWESU</sub>	1.68		2.49		3.87		ns	
t <sub>ESBWEH</sub>	0.00		0.00		0.00		ns	
t <sub>ESBDATASU</sub>	0.08		0.43		1.04		ns	
t <sub>ESBDATAH</sub>	0.13		0.13		0.13		ns	
t <sub>ESBWADDRSU</sub>	0.29		0.72		1.46		ns	
t <sub>ESBRADDRSU</sub>	0.36		0.81		1.58		ns	
t <sub>ESBDATACO1</sub>		1.06		1.24		1.55	ns	
t <sub>ESBDATACO2</sub>		2.39		3.35		4.94	ns	
t <sub>ESBDD</sub>		3.50		4.90		7.23	ns	
t <sub>PD</sub>		1.72		2.41		3.56	ns	
t <sub>PTERMSU</sub>	0.99		1.56		2.55		ns	
t <sub>PTERMCO</sub>		1.07		1.26		1.08	ns	

Table 64. EP2	Table 64. EP20K100E Minimum Pulse Width Timing Parameters											
Symbol	-	-1		-2		-3						
	Min	Max	Min	Max	Min	Max						
t <sub>CH</sub>	2.00		2.00		2.00		ns					
t <sub>CL</sub>	2.00		2.00		2.00		ns					
t <sub>CLRP</sub>	0.20		0.20		0.20		ns					
t <sub>PREP</sub>	0.20		0.20		0.20		ns					
t <sub>ESBCH</sub>	2.00		2.00		2.00		ns					
t <sub>ESBCL</sub>	2.00		2.00		2.00		ns					
t <sub>ESBWP</sub>	1.29		1.53		1.66		ns					
t <sub>ESBRP</sub>	1.11		1.29		1.41		ns					

Table 65. EP2	Table 65. EP20K100E External Timing Parameters												
Symbol	-1			-2		-3							
	Min	Max	Min	Max	Min	Max							
t <sub>INSU</sub>	2.23		2.32		2.43		ns						
t <sub>INH</sub>	0.00		0.00		0.00		ns						
t <sub>outco</sub>	2.00	4.86	2.00	5.35	2.00	5.84	ns						
t <sub>INSUPLL</sub>	1.58		1.66		-		ns						
t <sub>INHPLL</sub>	0.00		0.00		-		ns						
t <sub>outcopll</sub>	0.50	2.96	0.50	3.29	-	-	ns						

Table 66. EP20K10	Table 66. EP20K100E External Bidirectional Timing Parameters											
Symbol	-1		-	-2		-3						
	Min	Max	Min	Max	Min	Max						
t <sub>insubidir</sub>	2.74		2.96		3.19		ns					
t <sub>inhbidir</sub>	0.00		0.00		0.00		ns					
t <sub>outcobidir</sub>	2.00	4.86	2.00	5.35	2.00	5.84	ns					
t <sub>XZBIDIR</sub>		5.00		5.48		5.89	ns					
t <sub>ZXBIDIR</sub>		5.00		5.48		5.89	ns					
t <sub>insubidirpll</sub>	4.64		5.03		-		ns					
t <sub>inhbidirpll</sub>	0.00		0.00		-		ns					
t <sub>outcobidirpll</sub>	0.50	2.96	0.50	3.29	-	-	ns					
t <sub>xzbidirpll</sub>		3.10		3.42		-	ns					
t <sub>ZXBIDIRPLL</sub>		3.10		3.42		-	ns					

Tables 67 through 72 describe  $f_{MAX}$  LE Timing Microparameters,  $f_{MAX}$  ESB Timing Microparameters,  $f_{MAX}$  Routing Delays, Minimum Pulse Width Timing Parameters, External Timing Parameters, and External Bidirectional Timing Parameters for EP20K160E APEX 20KE devices.

Table 67. EP20K160E f <sub>MAX</sub> LE Timing Microparameters											
Symbol		-1		-2	-	Unit					
	Min	Max	Min	Max	Min	Max					
t <sub>SU</sub>	0.22		0.24		0.26		ns				
t <sub>H</sub>	0.22		0.24		0.26		ns				
t <sub>CO</sub>		0.25		0.31		0.35	ns				
t <sub>LUT</sub>		0.69		0.88		1.12	ns				

Table 76. EP	Table 76. EP20K200E Minimum Pulse Width Timing Parameters											
Symbol		-1		-2		-3						
	Min	Max	Min	Мах	Min	Max						
t <sub>CH</sub>	1.36		2.44		2.65		ns					
t <sub>CL</sub>	1.36		2.44		2.65		ns					
t <sub>CLRP</sub>	0.18		0.19		0.21		ns					
t <sub>PREP</sub>	0.18		0.19		0.21		ns					
t <sub>ESBCH</sub>	1.36		2.44		2.65		ns					
t <sub>ESBCL</sub>	1.36		2.44		2.65		ns					
t <sub>ESBWP</sub>	1.18		1.48		1.76		ns					
t <sub>ESBRP</sub>	0.95		1.17		1.41		ns					

Table 77. EP2	Table 77. EP20K200E External Timing Parameters											
Symbol	-	-1		-2		-3						
	Min	Max	Min	Max	Min	Max						
t <sub>INSU</sub>	2.24		2.35		2.47		ns					
t <sub>INH</sub>	0.00		0.00		0.00		ns					
t <sub>outco</sub>	2.00	5.12	2.00	5.62	2.00	6.11	ns					
t <sub>INSUPLL</sub>	2.13		2.07		-		ns					
t <sub>INHPLL</sub>	0.00		0.00		-		ns					
t <sub>outcopll</sub>	0.50	3.01	0.50	3.36	-	-	ns					

## APEX 20K Programmable Logic Device Family Data Sheet

Table 87. EP20K400E f <sub>MAX</sub> Routing Delays											
Symbol	-1 Spe	ed Grade	-2 Spe	ed Grade	-3 Spee	-3 Speed Grade					
	Min	Max	Min	Max	Min	Max					
t <sub>F1-4</sub>		0.25		0.25		0.26	ns				
t <sub>F5-20</sub>		1.01		1.12		1.25	ns				
t <sub>F20+</sub>		3.71		3.92		4.17	ns				

Symbol	-1 Spee	-1 Speed Grade		-2 Speed Grade		-3 Speed Grade		
	Min	Max	Min	Max	Min	Max		
t <sub>CH</sub>	1.36		2.22		2.35		ns	
t <sub>CL</sub>	1.36		2.26		2.35		ns	
t <sub>CLRP</sub>	0.18		0.18		0.19		ns	
t <sub>PREP</sub>	0.18		0.18		0.19		ns	
t <sub>ESBCH</sub>	1.36		2.26		2.35		ns	
t <sub>ESBCL</sub>	1.36		2.26		2.35		ns	
t <sub>ESBWP</sub>	1.17		1.38		1.56		ns	
t <sub>ESBRP</sub>	0.94		1.09		1.25		ns	

Table 89. EP2	Table 89. EP20K400E External Timing Parameters											
Symbol	-1 Spee	-1 Speed Grade		-2 Speed Grade		d Grade	Unit					
	Min	Max	Min	Max	Min	Max						
t <sub>INSU</sub>	2.51		2.64		2.77		ns					
t <sub>INH</sub>	0.00		0.00		0.00		ns					
t <sub>outco</sub>	2.00	5.25	2.00	5.79	2.00	6.32	ns					
t <sub>insupll</sub>	3.221		3.38		-		ns					
t <sub>INHPLL</sub>	0.00		0.00		-		ns					
t <sub>outcopll</sub>	0.50	2.25	0.50	2.45	-	-	ns					

Г

Table 90. EP20K40	Table 90. EP20K400E External Bidirectional Timing Parameters											
Symbol	-1 Speed Grade		-2 Spee	d Grade	-3 Spee	Unit						
	Min	Max	Min	Max	Min	Max	I					
t <sub>insubidir</sub>	2.93		3.23		3.44		ns					
t <sub>inhbidir</sub>	0.00		0.00		0.00		ns					
t <sub>outcobidir</sub>	2.00	5.25	2.00	5.79	2.00	6.32	ns					
t <sub>XZBIDIR</sub>		5.95		6.77		7.12	ns					
t <sub>zxbidir</sub>		5.95		6.77		7.12	ns					
t <sub>insubidirpll</sub>	4.31		4.76		-		ns					
t <sub>inhbidirpll</sub>	0.00		0.00		-		ns					
t <sub>outcobidirpll</sub>	0.50	2.25	0.50	2.45	-	-	ns					
t <sub>xzbidirpll</sub>		2.94		3.43		-	ns					
t <sub>ZXBIDIRPLL</sub>		2.94		3.43		-	ns					

Tables 91 through 96 describe  $f_{MAX}$  LE Timing Microparameters,  $f_{MAX}$  ESB Timing Microparameters,  $f_{MAX}$  Routing Delays, Minimum Pulse Width Timing Parameters, External Timing Parameters, and External Bidirectional Timing Parameters for EP20K600E APEX 20KE devices.

Table 91. EP20K600E f <sub>MAX</sub> LE Timing Microparameters											
Symbol	-1 Speed Grade		-2 Speed Grade		-3 Speed Grade		Unit				
	Min	Max	Min	Max	Min	Max					
t <sub>SU</sub>	0.16		0.16		0.17		ns				
t <sub>H</sub>	0.29		0.33		0.37		ns				
t <sub>CO</sub>		0.65		0.38		0.49	ns				
t <sub>LUT</sub>		0.70		1.00		1.30	ns				

Т

Table 106. EP20K1500E Minimum Pulse Width Timing Parameters												
Symbol	-1 Speed Grade		-2 Speed Grade		-3 Speed Grade		Unit					
	Min	Max	Min	Max	Min	Max						
t <sub>CH</sub>	1.25		1.43		1.67		ns					
t <sub>CL</sub>	1.25		1.43		1.67		ns					
t <sub>CLRP</sub>	0.20		0.20		0.20		ns					
t <sub>PREP</sub>	0.20		0.20		0.20		ns					
t <sub>ESBCH</sub>	1.25		1.43		1.67		ns					
t <sub>ESBCL</sub>	1.25		1.43		1.67		ns					
t <sub>ESBWP</sub>	1.28		1.51		1.65		ns					
t <sub>ESBRP</sub>	1.11		1.29		1.41		ns					

Table 107. EP20K1500E External Timing Parameters											
Symbol	-1 Speed Grade		-2 Speed Grade		-3 Speed Grade		Unit				
	Min	Max	Min	Max	Min	Max					
t <sub>INSU</sub>	3.09		3.30		3.58		ns				
t <sub>INH</sub>	0.00		0.00		0.00		ns				
tоитсо	2.00	6.18	2.00	6.81	2.00	7.36	ns				
tINSUPLL	1.94		2.08		-		ns				
t <sub>INHPLL</sub>	0.00		0.00		-		ns				
<b>t</b> outcopll	0.50	2.67	0.50	2.99	-	-	ns				