E·XFL

Intel - EP20K200EQC240-1X Datasheet



Welcome to E-XFL.COM

Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

| Product Status | Obsolete |
|--------------------------------|--|
| Number of LABs/CLBs | 832 |
| Number of Logic Elements/Cells | 8320 |
| Total RAM Bits | 106496 |
| Number of I/O | 168 |
| Number of Gates | 526000 |
| Voltage - Supply | 1.71V ~ 1.89V |
| Mounting Type | Surface Mount |
| Operating Temperature | 0°C ~ 85°C (TJ) |
| Package / Case | 240-BFQFP |
| Supplier Device Package | 240-PQFP (32x32) |
| Purchase URL | https://www.e-xfl.com/product-detail/intel/ep20k200eqc240-1x |
| | |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

| Table 5. APEX 20K FineLine BGA Package Options & I/O Count Notes (1), (2) | | | | | | | | | |
|---|---------|---------|---------|---------|-----------|--|--|--|--|
| Device | 144 Pin | 324 Pin | 484 Pin | 672 Pin | 1,020 Pin | | | | |
| EP20K30E | 93 | 128 | | | | | | | |
| EP20K60E | 93 | 196 | | | | | | | |
| EP20K100 | | 252 | | | | | | | |
| EP20K100E | 93 | 246 | | | | | | | |
| EP20K160E | | | 316 | | | | | | |
| EP20K200 | | | 382 | | | | | | |
| EP20K200E | | | 376 | 376 | | | | | |
| EP20K300E | | | | 408 | | | | | |
| EP20K400 | | | | 502 (3) | | | | | |
| EP20K400E | | | | 488 (3) | | | | | |
| EP20K600E | | | | 508 (3) | 588 | | | | |
| EP20K1000E | | | | 508 (3) | 708 | | | | |
| EP20K1500E | | | | | 808 | | | | |

Notes to Tables 4 and 5:

г

- (1) I/O counts include dedicated input and clock pins.
- (2) APEX 20K device package types include thin quad flat pack (TQFP), plastic quad flat pack (PQFP), power quad flat pack (RQFP), 1.27-mm pitch ball-grid array (BGA), 1.00-mm pitch FineLine BGA, and pin-grid array (PGA) packages.
- (3) This device uses a thermally enhanced package, which is taller than the regular package. Consult the *Altera Device Package Information Data Sheet* for detailed package size information.

| Table 6. APEX 20K QFP, BGA & PGA Package Sizes | | | | | | | | | | |
|--|--------------|-------------|-------------|-------------|-------------|-------------|--|--|--|--|
| Feature | 144-Pin TQFP | 208-Pin QFP | 240-Pin QFP | 356-Pin BGA | 652-Pin BGA | 655-Pin PGA | | | | |
| Pitch (mm) | 0.50 | 0.50 | 0.50 | 1.27 | 1.27 | - | | | | |
| Area (mm ²) | 484 | 924 | 1,218 | 1,225 | 2,025 | 3,906 | | | | |
| $\begin{array}{l} \text{Length} \times \text{Width} \\ \text{(mm} \times \text{mm)} \end{array}$ | 22 × 22 | 30.4 × 30.4 | 34.9 × 34.9 | 35 × 35 | 45 × 45 | 62.5 × 62.5 | | | | |

| Table 7. APEX 20K FineLine BGA Package Sizes | | | | | | | | | |
|---|---------|---------|---------|---------|-----------|--|--|--|--|
| Feature | 144 Pin | 324 Pin | 484 Pin | 672 Pin | 1,020 Pin | | | | |
| Pitch (mm) | 1.00 | 1.00 | 1.00 | 1.00 | 1.00 | | | | |
| Area (mm ²) | 169 | 361 | 529 | 729 | 1,089 | | | | |
| $\text{Length} \times \text{Width} \text{ (mm} \times \text{mm)}$ | 13 × 13 | 19×19 | 23 × 23 | 27 × 27 | 33 × 33 | | | | |

1

Normal Mode

The normal mode is suitable for general logic applications, combinatorial functions, or wide decoding functions that can take advantage of a cascade chain. In normal mode, four data inputs from the LAB local interconnect and the carry-in are inputs to a four-input LUT. The Quartus II software Compiler automatically selects the carry-in or the DATA3 signal as one of the inputs to the LUT. The LUT output can be combined with the cascade-in signal to form a cascade chain through the cascade-out signal. LEs in normal mode support packed registers.

Arithmetic Mode

The arithmetic mode is ideal for implementing adders, accumulators, and comparators. An LE in arithmetic mode uses two 3-input LUTs. One LUT computes a three-input function; the other generates a carry output. As shown in Figure 8, the first LUT uses the carry-in signal and two data inputs from the LAB local interconnect to generate a combinatorial or registered output. For example, when implementing an adder, this output is the sum of three signals: DATA1, DATA2, and carry-in. The second LUT uses the same three signals to generate a carry-out signal, thereby creating a carry chain. The arithmetic mode also supports simultaneous use of the cascade chain. LEs in arithmetic mode can drive out registered and unregistered versions of the LUT output.

The Quartus II software implements parameterized functions that use the arithmetic mode automatically where appropriate; the designer does not need to specify how the carry chain will be used.

Counter Mode

The counter mode offers clock enable, counter enable, synchronous up/down control, synchronous clear, and synchronous load options. The counter enable and synchronous up/down control signals are generated from the data inputs of the LAB local interconnect. The synchronous clear and synchronous load options are LAB-wide signals that affect all registers in the LAB. Consequently, if any of the LEs in an LAB use the counter mode, other LEs in that LAB must be used as part of the same counter or be used for a combinatorial function. The Quartus II software automatically places any registers that are not used by the counter into other LABs.





A row line can be driven directly by LEs, IOEs, or ESBs in that row. Further, a column line can drive a row line, allowing an LE, IOE, or ESB to drive elements in a different row via the column and row interconnect. The row interconnect drives the MegaLAB interconnect to drive LEs, IOEs, or ESBs in a particular MegaLAB structure.

A column line can be directly driven by LEs, IOEs, or ESBs in that column. A column line on a device's left or right edge can also be driven by row IOEs. The column line is used to route signals from one row to another. A column line can drive a row line; it can also drive the MegaLAB interconnect directly, allowing faster connections between rows.

Figure 10 shows how the FastTrack Interconnect uses the local interconnect to drive LEs within MegaLAB structures.

Figure 13. Product-Term Logic in ESB



Note to Figure 13:

(1) APEX 20KE devices have four dedicated clocks.

Macrocells

APEX 20K macrocells can be configured individually for either sequential or combinatorial logic operation. The macrocell consists of three functional blocks: the logic array, the product-term select matrix, and the programmable register.

Combinatorial logic is implemented in the product terms. The productterm select matrix allocates these product terms for use as either primary logic inputs (to the OR and XOR gates) to implement combinatorial functions, or as parallel expanders to be used to increase the logic available to another macrocell. One product term can be inverted; the Quartus II software uses this feature to perform DeMorgan's inversion for more efficient implementation of wide OR functions. The Quartus II software Compiler can use a NOT-gate push-back technique to emulate an asynchronous preset. Figure 14 shows the APEX 20K macrocell. The programmable register also supports an asynchronous clear function. Within the ESB, two asynchronous clears are generated from global signals and the local interconnect. Each macrocell can either choose between the two asynchronous clear signals or choose to not be cleared. Either of the two clear signals can be inverted within the ESB. Figure 15 shows the ESB control logic when implementing product-terms.



Figure 15. ESB Product-Term Mode Control Logic

(1) APEX 20KE devices have four dedicated clocks.

Parallel Expanders

Parallel expanders are unused product terms that can be allocated to a neighboring macrocell to implement fast, complex logic functions. Parallel expanders allow up to 32 product terms to feed the macrocell OR logic directly, with two product terms provided by the macrocell and 30 parallel expanders provided by the neighboring macrocells in the ESB.

The Quartus II software Compiler can allocate up to 15 sets of up to two parallel expanders per set to the macrocells automatically. Each set of two parallel expanders incurs a small, incremental timing delay. Figure 16 shows the APEX 20K parallel expanders.

Figure 26. APEX 20KE Bidirectional I/O Registers N





Notes to Figure 26:

- (1) This programmable delay has four settings: off and three levels of delay.
- (2) The output enable and input registers are LE registers in the LAB adjacent to the bidirectional pin.

Each IOE drives a row, column, MegaLAB, or local interconnect when used as an input or bidirectional pin. A row IOE can drive a local, MegaLAB, row, and column interconnect; a column IOE can drive the column interconnect. Figure 27 shows how a row IOE connects to the interconnect.



Figure 28 shows how a column IOE connects to the interconnect.

Figure 28. Column IOE Connection to the Interconnect



Dedicated Fast I/O Pins

APEX 20KE devices incorporate an enhancement to support bidirectional pins with high internal fanout such as PCI control signals. These pins are called Dedicated Fast I/O pins (FAST1, FAST2, FAST3, and FAST4) and replace dedicated inputs. These pins can be used for fast clock, clear, or high fanout logic signal distribution. They also can drive out. The Dedicated Fast I/O pin data output and tri-state control are driven by local interconnect from the adjacent MegaLAB for high speed. For designs that require both a multiplied and non-multiplied clock, the clock trace on the board can be connected to CLK2p. Table 14 shows the combinations supported by the ClockLock and ClockBoost circuitry. The CLK2p pin can feed both the ClockLock and ClockBoost circuitry in the APEX 20K device. However, when both circuits are used, the other clock pin (CLK1p) cannot be used.

| Table 14. Multiplication Factor Combinations | | | | | |
|--|---------|--|--|--|--|
| Clock 1 | Clock 2 | | | | |
| ×1 | ×1 | | | | |
| ×1, ×2 | ×2 | | | | |
| ×1, ×2, ×4 | ×4 | | | | |

APEX 20KE ClockLock Feature

APEX 20KE devices include an enhanced ClockLock feature set. These devices include up to four PLLs, which can be used independently. Two PLLs are designed for either general-purpose use or LVDS use (on devices that support LVDS I/O pins). The remaining two PLLs are designed for general-purpose use. The EP20K200E and smaller devices have two PLLs; the EP20K300E and larger devices have four PLLs.

The following sections describe some of the features offered by the APEX 20KE PLLs.

External PLL Feedback

The ClockLock circuit's output can be driven off-chip to clock other devices in the system; further, the feedback loop of the PLL can be routed off-chip. This feature allows the designer to exercise fine control over the I/O interface between the APEX 20KE device and another high-speed device, such as SDRAM.

Clock Multiplication

The APEX 20KE ClockBoost circuit can multiply or divide clocks by a programmable number. The clock can be multiplied by $m/(n \times k)$ or $m/(n \times v)$, where *m* and *k* range from 2 to 160, and *n* and *v* range from 1 to 16. Clock multiplication and division can be used for time-domain multiplexing and other functions, which can reduce design LE requirements.

Clock Phase & Delay Adjustment

The APEX 20KE ClockShift feature allows the clock phase and delay to be adjusted. The clock phase can be adjusted by 90° steps. The clock delay can be adjusted to increase or decrease the clock delay by an arbitrary amount, up to one clock period.

LVDS Support

Two PLLs are designed to support the LVDS interface. When using LVDS, the I/O clock runs at a slower rate than the data transfer rate. Thus, PLLs are used to multiply the I/O clock internally to capture the LVDS data. For example, an I/O clock may run at 105 MHz to support 840 megabits per second (Mbps) LVDS data transfer. In this example, the PLL multiplies the incoming clock by eight to support the high-speed data transfer. You can use PLLs in EP20K400E and larger devices for high-speed LVDS interfacing.

Lock Signals

The APEX 20KE ClockLock circuitry supports individual LOCK signals. The LOCK signal drives high when the ClockLock circuit has locked onto the input clock. The LOCK signals are optional for each ClockLock circuit; when not used, they are I/O pins.

ClockLock & ClockBoost Timing Parameters

For the ClockLock and ClockBoost circuitry to function properly, the incoming clock must meet certain requirements. If these specifications are not met, the circuitry may not lock onto the incoming clock, which generates an erroneous clock within the device. The clock generated by the ClockLock and ClockBoost circuitry must also meet certain specifications. If the incoming clock meets these requirements during configuration, the APEX 20K ClockLock and ClockBoost circuitry will lock onto the clock during configuration. The circuit will be ready for use immediately after configuration. In APEX 20KE devices, the clock input standard is programmable, so the PLL cannot respond to the clock until the device is configured. The PLL locks onto the input clock as soon as configuration is complete. Figure 30 shows the incoming and generated clock specifications.

For more information on ClockLock and ClockBoost circuitry, see Application Note 115: Using the ClockLock and ClockBoost PLL Features in APEX Devices.



Figure 30. Specifications for the Incoming & Generated Clocks Note (1)

Note to Figure 30:

(1) The tI parameter refers to the nominal input clock period; the tO parameter refers to the nominal output clock period.

Table 15 summarizes the APEX 20K ClockLock and ClockBoost parameters for -1 speed-grade devices.

| Table 15. A | PEX 20K ClockLock & ClockBoost Parameters for -1 3 | Speed-Grade | Devices (Part 1 d | of 2) |
|------------------------------|--|-------------|-------------------|-------|
| Symbol | Parameter | Min | Max | Unit |
| f _{OUT} | Output frequency | 25 | 180 | MHz |
| f _{CLK1} <i>(1)</i> | Input clock frequency (ClockBoost clock multiplication factor equals 1) | 25 | 180 (1) | MHz |
| f _{CLK2} | Input clock frequency (ClockBoost clock multiplication factor equals 2) | 16 | 90 | MHz |
| f _{CLK4} | Input clock frequency (ClockBoost clock multiplication factor equals 4) | 10 | 48 | MHz |
| t _{outduty} | Duty cycle for ClockLock/ClockBoost-generated clock | 40 | 60 | % |
| f _{CLKDEV} | Input deviation from user specification in the Quartus II software (ClockBoost clock multiplication factor equals 1) (2) | | 25,000 (3) | PPM |
| t _R | Input rise time | | 5 | ns |
| t _F | Input fall time | | 5 | ns |
| t _{LOCK} | Time required for ClockLock/ClockBoost to acquire lock (4) | | 10 | μs |

٦

| Table 15. APEX 20K ClockLock & ClockBoost Parameters for -1 Speed-Grade Devices (Part 2 of 2) | | | | | | | | |
|---|---|--|-----|----|--|--|--|--|
| Symbol Parameter Min Max | | | | | | | | |
| t _{SKEW} | Skew delay between related ClockLock/ClockBoost-generated clocks | | 500 | ps | | | | |
| t _{JITTER} | Jitter on ClockLock/ClockBoost-generated clock (5) | | 200 | ps | | | | |
| t _{INCLKSTB} | Input clock stability (measured between adjacent clocks) | | 50 | ps | | | | |

Notes to Table 15:

- (1) The PLL input frequency range for the EP20K100-1X device for 1x multiplication is 25 MHz to 175 MHz.
- (2) All input clock specifications must be met. The PLL may not lock onto an incoming clock if the clock specifications are not met, creating an erroneous clock within the device.
- (3) During device configuration, the ClockLock and ClockBoost circuitry is configured first. If the incoming clock is supplied during configuration, the ClockLock and ClockBoost circuitry locks during configuration, because the lock time is less than the configuration time.
- (4) The jitter specification is measured under long-term observation.
- (5) If the input clock stability is 100 ps, t_{JITTER} is 250 ps.

Table 16 summarizes the APEX 20K ClockLock and ClockBoost parameters for -2 speed grade devices.

| Symbol | Parameter | Min | Max | Unit |
|-----------------------|--|-----|------------|------|
| f _{OUT} | Output frequency | 25 | 170 | MHz |
| f _{CLK1} | Input clock frequency (ClockBoost clock multiplication factor equals 1) | 25 | 170 | MHz |
| f _{CLK2} | Input clock frequency (ClockBoost clock multiplication factor equals 2) | 16 | 80 | MHz |
| f _{CLK4} | Input clock frequency (ClockBoost clock multiplication factor equals 4) | 10 | 34 | MHz |
| t _{OUTDUTY} | Duty cycle for ClockLock/ClockBoost-generated clock | 40 | 60 | % |
| f _{CLKDEV} | Input deviation from user specification in the Quartus II software (ClockBoost clock multiplication factor equals one) (1) | | 25,000 (2) | PPM |
| t _R | Input rise time | | 5 | ns |
| t _F | Input fall time | | 5 | ns |
| t _{LOCK} | Time required for ClockLock/ ClockBoost to acquire lock (3) | | 10 | μs |
| t _{SKEW} | Skew delay between related ClockLock/ ClockBoost- generated clock | 500 | 500 | ps |
| t _{JITTER} | Jitter on ClockLock/ ClockBoost-generated clock (4) | | 200 | ps |
| t _{INCLKSTB} | Input clock stability (measured between adjacent clocks) | | 50 | ps |

Table 16. APEX 20K ClockLock & ClockBoost Parameters for -2 Speed Grade Devices

| Table 18. A | PEX 20KE Clock Input & Out | put Parameters | (Part 1 | of 2) Note | e (1) | | |
|-------------------------|--|--------------------|-----------------|---|-----------|---------|-------|
| Symbol | Parameter | I/O Standard | -1X Speed Grade | | -2X Speed | l Grade | Units |
| | | | Min | Max | Min | Max | |
| f _{VCO} (4) | Voltage controlled oscillator operating range | | 200 | 500 | 200 | 500 | MHz |
| f _{CLOCK0} | Clock0 PLL output frequency for internal use | | 1.5 | 335 | 1.5 | 200 | MHz |
| f _{CLOCK1} | Clock1 PLL output frequency for internal use | | 20 | 335 | 20 | 200 | MHz |
| f _{CLOCK0_EXT} | Output clock frequency for | 3.3-V LVTTL | 1.5 | 245 | 1.5 | 226 | MHz |
| | external clock0 output | 2.5-V LVTTL | 1.5 | 234 | 1.5 | 221 | MHz |
| | | 1.8-V LVTTL | 1.5 | 223 | 1.5 | 216 | MHz |
| | | GTL+ | 1.5 | 205 | 1.5 | 193 | MHz |
| | | SSTL-2 Class I | 1.5 | 158 | 1.5 | 157 | MHz |
| | | SSTL-2 Class II | 1.5 | 142 | 1.5 | 142 | MHz |
| | | SSTL-3 Class I | 1.5 | 166 | 1.5 | 162 | MHz |
| | | SSTL-3 Class II | 1.5 | 149 | 1.5 | 146 | MHz |
| | | LVDS | 1.5 | 420 | 1.5 | 350 | MHz |
| f _{CLOCK1_EXT} | Output clock frequency for | 3.3-V LVTTL | 20 | 245 | 20 | 226 | MHz |
| | external clock1 output | 2.5-V LVTTL | 20 | 234 | 20 | 221 | MHz |
| | | 1.8-V LVTTL | 20 | 1.5 335 1.5 200 20 335 20 200 1.5 245 1.5 226 1.5 234 1.5 221 1.5 223 1.5 216 1.5 223 1.5 216 1.5 223 1.5 216 1.5 205 1.5 193 1.5 158 1.5 193 1.5 142 1.5 142 1.5 142 1.5 162 1.5 149 1.5 350 20 245 20 226 20 234 20 221 20 205 20 193 20 158 20 157 20 142 20 142 20 142 20 142 20 166 20 162 | MHz | | |
| | | GTL+ | 20 | 205 | 20 | 193 | MHz |
| | | SSTL-2 Class I | 20 | 158 | 20 | 157 | MHz |
| | | SSTL-2 Class II | 20 | 142 | 20 | 142 | MHz |
| | | SSTL-3 Class I | 20 | 166 | 20 | 162 | MHz |
| | | SSTL-3 Class II | 20 | 149 | 20 | 146 | MHz |
| | | LVDS | 20 | 420 | 20 | 350 | MHz |



Figure 34 shows the typical output drive characteristics of APEX 20K devices with 3.3-V and 2.5-V V_{CCIO}. The output driver is compatible with the 3.3-V *PCI Local Bus Specification, Revision 2.2* (when VCCIO pins are connected to 3.3 V). 5-V tolerant APEX 20K devices in the -1 speed grade are 5-V PCI compliant over all operating conditions.







Altera Corporation



Figure 35 shows the output drive characteristics of APEX 20KE devices.

Note to Figure 35:(1) These are transient (AC) currents.

Timing Model

The high-performance FastTrack and MegaLAB interconnect routing resources ensure predictable performance, accurate simulation, and accurate timing analysis. This predictable performance contrasts with that of FPGAs, which use a segmented connection scheme and therefore have unpredictable performance.

Figures 38 and 39 show the asynchronous and synchronous timing waveforms, respectively, for the ESB macroparameters in Table 31.



Figure 38. ESB Asynchronous Timing Waveforms

| Table 41. EP20K200 f _{MAX} Timing Parameters | | | | | | | | |
|---|---------|---------|---------|----------|---------|----------|-------|--|
| Symbol | -1 Spee | d Grade | -2 Spee | ed Grade | -3 Spee | ed Grade | Units | |
| | Min | Max | Min | Max | Min | Max | | |
| t _{SU} | 0.5 | | 0.6 | | 0.8 | | ns | |
| t _H | 0.7 | | 0.8 | | 1.0 | | ns | |
| t _{CO} | | 0.3 | | 0.4 | | 0.5 | ns | |
| t _{LUT} | | 0.8 | | 1.0 | | 1.3 | ns | |
| t _{ESBRC} | | 1.7 | | 2.1 | | 2.4 | ns | |
| t _{ESBWC} | | 5.7 | | 6.9 | | 8.1 | ns | |
| t _{ESBWESU} | 3.3 | | 3.9 | | 4.6 | | ns | |
| t _{ESBDATASU} | 2.2 | | 2.7 | | 3.1 | | ns | |
| t _{ESBDATAH} | 0.6 | | 0.8 | | 0.9 | | ns | |
| t _{ESBADDRSU} | 2.4 | | 2.9 | | 3.3 | | ns | |
| t _{ESBDATACO1} | | 1.3 | | 1.6 | | 1.8 | ns | |
| t _{ESBDATACO2} | | 2.6 | | 3.1 | | 3.6 | ns | |
| t _{ESBDD} | | 2.5 | | 3.3 | | 3.6 | ns | |
| t _{PD} | | 2.5 | | 3.0 | | 3.6 | ns | |
| t _{PTERMSU} | 2.3 | | 2.7 | | 3.2 | | ns | |
| t _{PTERMCO} | | 1.5 | | 1.8 | | 2.1 | ns | |
| t _{F1-4} | | 0.5 | | 0.6 | | 0.7 | ns | |
| t _{F5-20} | | 1.6 | | 1.7 | | 1.8 | ns | |
| t _{F20+} | | 2.2 | | 2.2 | | 2.3 | ns | |
| t _{CH} | 2.0 | | 2.5 | | 3.0 | | ns | |
| t _{CL} | 2.0 | | 2.5 | | 3.0 | | ns | |
| t _{CLRP} | 0.3 | | 0.4 | | 0.4 | | ns | |
| t _{PREP} | 0.4 | | 0.5 | | 0.5 | | ns | |
| t _{ESBCH} | 2.0 | | 2.5 | | 3.0 | | ns | |
| t _{ESBCL} | 2.0 | | 2.5 | | 3.0 | | ns | |
| t _{ESBWP} | 1.6 | | 1.9 | | 2.2 | | ns | |
| t _{ESBRP} | 1.0 | | 1.3 | | 1.4 | | ns | |

Tables 67 through 72 describe f_{MAX} LE Timing Microparameters, f_{MAX} ESB Timing Microparameters, f_{MAX} Routing Delays, Minimum Pulse Width Timing Parameters, External Timing Parameters, and External Bidirectional Timing Parameters for EP20K160E APEX 20KE devices.

| Table 67. EP20K160E f _{MAX} LE Timing Microparameters | | | | | | | | | | |
|--|------|------|------|------|------|------|------|--|--|--|
| Symbol -1 | | -1 | -2 | | -3 | | Unit | | | |
| | Min | Max | Min | Max | Min | Max | | | | |
| t _{SU} | 0.22 | | 0.24 | | 0.26 | | ns | | | |
| t _H | 0.22 | | 0.24 | | 0.26 | | ns | | | |
| t _{CO} | | 0.25 | | 0.31 | | 0.35 | ns | | | |
| t _{LUT} | | 0.69 | | 0.88 | | 1.12 | ns | | | |

APEX 20K Programmable Logic Device Family Data Sheet

| Table 87. EP20K400E f _{MAX} Routing Delays | | | | | | | | | | |
|---|-----------------------|------|----------------|------|----------------|------|------|--|--|--|
| Symbol | Symbol -1 Speed Grade | | -2 Speed Grade | | -3 Speed Grade | | Unit | | | |
| | Min | Max | Min | Max | Min | Max | | | | |
| t _{F1-4} | | 0.25 | | 0.25 | | 0.26 | ns | | | |
| t _{F5-20} | | 1.01 | | 1.12 | | 1.25 | ns | | | |
| t _{F20+} | | 3.71 | | 3.92 | | 4.17 | ns | | | |

| Symbol | -1 Speed Grade | | -2 Speed Grade | | -3 Speed Grade | | Unit |
|--------------------|----------------|-----|----------------|-----|----------------|-----|------|
| | Min | Max | Min | Max | Min | Max | |
| t _{CH} | 1.36 | | 2.22 | | 2.35 | | ns |
| t _{CL} | 1.36 | | 2.26 | | 2.35 | | ns |
| t _{CLRP} | 0.18 | | 0.18 | | 0.19 | | ns |
| t _{PREP} | 0.18 | | 0.18 | | 0.19 | | ns |
| t _{ESBCH} | 1.36 | | 2.26 | | 2.35 | | ns |
| t _{ESBCL} | 1.36 | | 2.26 | | 2.35 | | ns |
| t _{ESBWP} | 1.17 | | 1.38 | | 1.56 | | ns |
| t _{ESBRP} | 0.94 | | 1.09 | | 1.25 | | ns |

| Table 89. EP20K400E External Timing Parameters | | | | | | | | | | | |
|--|----------------|------|----------------|------|----------------|------|------|--|--|--|--|
| Symbol | -1 Speed Grade | | -2 Speed Grade | | -3 Speed Grade | | Unit | | | | |
| | Min | Max | Min | Max | Min | Max | | | | | |
| t _{INSU} | 2.51 | | 2.64 | | 2.77 | | ns | | | | |
| t _{INH} | 0.00 | | 0.00 | | 0.00 | | ns | | | | |
| t _{outco} | 2.00 | 5.25 | 2.00 | 5.79 | 2.00 | 6.32 | ns | | | | |
| t _{INSUPLL} | 3.221 | | 3.38 | | - | | ns | | | | |
| t _{INHPLL} | 0.00 | | 0.00 | | - | | ns | | | | |
| t _{outcopll} | 0.50 | 2.25 | 0.50 | 2.45 | - | - | ns | | | | |

Г

Version 4.1

APEX 20K Programmable Logic Device Family Data Sheet version 4.1 contains the following changes:

- *t*_{ESBWEH} added to Figure 37 and Tables 35, 50, 56, 62, 68, 74, 86, 92, 97, and 104.
- Updated EP20K300E device internal and external timing numbers in Tables 79 through 84.