# E·XFL

# Intel - EP20K200FC484-1X Datasheet



Welcome to <u>E-XFL.COM</u>

# Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

# **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

# Details

Product Status	Obsolete
Number of LABs/CLBs	832
Number of Logic Elements/Cells	8320
Total RAM Bits	106496
Number of I/O	382
Number of Gates	526000
Voltage - Supply	2.375V ~ 2.625V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	484-BBGA
Supplier Device Package	484-FBGA (23x23)
Purchase URL	https://www.e-xfl.com/product-detail/intel/ep20k200fc484-1x

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Table 2. Additional APEX 20K Device Features			Note (1)			
Feature	EP20K300E	EP20K400	EP20K400E	EP20K600E	EP20K1000E	EP20K1500E
Maximum system gates	728,000	1,052,000	1,052,000	1,537,000	1,772,000	2,392,000
Typical gates	300,000	400,000	400,000	600,000	1,000,000	1,500,000
LEs	11,520	16,640	16,640	24,320	38,400	51,840
ESBs	72	104	104	152	160	216
Maximum RAM bits	147,456	212,992	212,992	311,296	327,680	442,368
Maximum macrocells	1,152	1,664	1,664	2,432	2,560	3,456
Maximum user I/O pins	408	502	488	588	708	808

# Note to Tables 1 and 2:

 The embedded IEEE Std. 1149.1 Joint Test Action Group (JTAG) boundary-scan circuitry contributes up to 57,000 additional gates.

Additional Features

- Designed for low-power operation
  - 1.8-V and 2.5-V supply voltage (see Table 3)
  - MultiVolt<sup>™</sup> I/O interface support to interface with 1.8-V, 2.5-V, 3.3-V, and 5.0-V devices (see Table 3)
  - ESB offering programmable power-saving mode

Table 3. APEX 20K Supply Voltages							
Feature	De	vice					
	EP20K100 EP20K200 EP20K400	EP20K30E EP20K60E EP20K100E EP20K160E EP20K200E EP20K300E EP20K400E EP20K600E EP20K1000E EP20K1500E					
Internal supply voltage (V <sub>CCINT</sub> )	2.5 V	1.8 V					
MultiVolt I/O interface voltage levels (V <sub>CCIO</sub> )	2.5 V, 3.3 V, 5.0 V	1.8 V, 2.5 V, 3.3 V, 5.0 V (1)					

# Note to Table 3:

(1) APEX 20KE devices can be 5.0-V tolerant by using an external resistor.

#### LAB-Wide Normal Mode (1) Clock Enable (2) Carry-In (3) Cascade-In LE-Out data1 data2 PRN 4-Input D Q LUT data3 LE-Out ENA data4 CLRN Cascade-Out LAB-Wide Arithmetic Mode Clock Enable (2) Carry-In Cascade-In LE-Out PRN data1 Q D 3-Input data2 LUT LE-Out ENA CLRN 3-Input LUT Cascade-Out Carry-Out

# Figure 8. APEX 20K LE Operating Modes





# Notes to Figure 8:

- (1) LEs in normal mode support register packing.
- (2) There are two LAB-wide clock enables per LAB.
- (3) When using the carry-in in normal mode, the packed register feature is unavailable.
- (4) A register feedback multiplexer is available on LE1 of each LAB.
- (5) The DATA1 and DATA2 input signals can supply counter enable, up or down control, or register feedback signals for LEs other than the second LE in an LAB.
- (6) The LAB-wide synchronous clear and LAB wide synchronous load affect all registers in an LAB.

# Figure 13. Product-Term Logic in ESB



# Note to Figure 13:

(1) APEX 20KE devices have four dedicated clocks.

# Macrocells

APEX 20K macrocells can be configured individually for either sequential or combinatorial logic operation. The macrocell consists of three functional blocks: the logic array, the product-term select matrix, and the programmable register.

Combinatorial logic is implemented in the product terms. The productterm select matrix allocates these product terms for use as either primary logic inputs (to the OR and XOR gates) to implement combinatorial functions, or as parallel expanders to be used to increase the logic available to another macrocell. One product term can be inverted; the Quartus II software uses this feature to perform DeMorgan's inversion for more efficient implementation of wide OR functions. The Quartus II software Compiler can use a NOT-gate push-back technique to emulate an asynchronous preset. Figure 14 shows the APEX 20K macrocell. APEX 20KE devices include an enhanced IOE, which drives the FastRow interconnect. The FastRow interconnect connects a column I/O pin directly to the LAB local interconnect within two MegaLAB structures. This feature provides fast setup times for pins that drive high fan-outs with complex logic, such as PCI designs. For fast bidirectional I/O timing, LE registers using local routing can improve setup times and OE timing. The APEX 20KE IOE also includes direct support for open-drain operation, giving faster clock-to-output for open-drain signals. Some programmable delays in the APEX 20KE IOE offer multiple levels of delay to fine-tune setup and hold time requirements. The Quartus II software compiler can set these delays automatically to minimize setup time while providing a zero hold time.

Table 11 describes the APEX 20KE programmable delays and their logic options in the Quartus II software.

Table 11. APEX 20KE Programmable Delay Chains						
Programmable Delays	Quartus II Logic Option					
Input Pin to Core Delay	Decrease input delay to internal cells					
Input Pin to Input Register Delay	Decrease input delay to input registers					
Core to Output Register Delay	Decrease input delay to output register					
Output Register <b>t<sub>CO</sub></b> Delay	Increase delay to output pin					
Clock Enable Delay	Increase clock enable delay					

The register in the APEX 20KE IOE can be programmed to power-up high or low after configuration is complete. If it is programmed to power-up low, an asynchronous clear can control the register. If it is programmed to power-up high, an asynchronous preset can control the register. Figure 26 shows how fast bidirectional I/O pins are implemented in APEX 20KE devices. This feature is useful for cases where the APEX 20KE device controls an active-low input or another device; it prevents inadvertent activation of the input upon power-up. Figure 28 shows how a column IOE connects to the interconnect.

# Figure 28. Column IOE Connection to the Interconnect



# **Dedicated Fast I/O Pins**

APEX 20KE devices incorporate an enhancement to support bidirectional pins with high internal fanout such as PCI control signals. These pins are called Dedicated Fast I/O pins (FAST1, FAST2, FAST3, and FAST4) and replace dedicated inputs. These pins can be used for fast clock, clear, or high fanout logic signal distribution. They also can drive out. The Dedicated Fast I/O pin data output and tri-state control are driven by local interconnect from the adjacent MegaLAB for high speed.



## Figure 29. APEX 20KE I/O Banks

### Notes to Figure 29:

- For more information on placing I/O pins in LVDS blocks, refer to the Guidelines for Using LVDS Blocks section in Application Note 120 (Using LVDS in APEX 20KE Devices).
- (2) If the LVDS input and output blocks are not used for LVDS, they can support all of the I/O standards and can be used as input, output, or bidirectional pins with V<sub>CCIO</sub> set to 3.3 V, 2.5 V, or 1.8 V.

# Power Sequencing & Hot Socketing

Because APEX 20K and APEX 20KE devices can be used in a mixedvoltage environment, they have been designed specifically to tolerate any possible power-up sequence. Therefore, the  $V_{CCIO}$  and  $V_{CCINT}$  power supplies may be powered in any order.

For more information, please refer to the "Power Sequencing Considerations" section in the *Configuring APEX 20KE & APEX 20KC Devices* chapter of the *Configuration Devices Handbook*.

Signals can be driven into APEX 20K devices before and during power-up without damaging the device. In addition, APEX 20K devices do not drive out during power-up. Once operating conditions are reached and the device is configured, APEX 20K and APEX 20KE devices operate as specified by the user.

For designs that require both a multiplied and non-multiplied clock, the clock trace on the board can be connected to CLK2p. Table 14 shows the combinations supported by the ClockLock and ClockBoost circuitry. The CLK2p pin can feed both the ClockLock and ClockBoost circuitry in the APEX 20K device. However, when both circuits are used, the other clock pin (CLK1p) cannot be used.

Table 14. Multiplication Factor Combinations				
Clock 1	Clock 2			
×1	×1			
×1, ×2	×2			
×1, ×2, ×4	×4			

# APEX 20KE ClockLock Feature

APEX 20KE devices include an enhanced ClockLock feature set. These devices include up to four PLLs, which can be used independently. Two PLLs are designed for either general-purpose use or LVDS use (on devices that support LVDS I/O pins). The remaining two PLLs are designed for general-purpose use. The EP20K200E and smaller devices have two PLLs; the EP20K300E and larger devices have four PLLs.

The following sections describe some of the features offered by the APEX 20KE PLLs.

# External PLL Feedback

The ClockLock circuit's output can be driven off-chip to clock other devices in the system; further, the feedback loop of the PLL can be routed off-chip. This feature allows the designer to exercise fine control over the I/O interface between the APEX 20KE device and another high-speed device, such as SDRAM.

# Clock Multiplication

The APEX 20KE ClockBoost circuit can multiply or divide clocks by a programmable number. The clock can be multiplied by  $m/(n \times k)$  or  $m/(n \times v)$ , where *m* and *k* range from 2 to 160, and *n* and *v* range from 1 to 16. Clock multiplication and division can be used for time-domain multiplexing and other functions, which can reduce design LE requirements.

# IEEE Std. 1149.1 (JTAG) Boundary-Scan Support

All APEX 20K devices provide JTAG BST circuitry that complies with the IEEE Std. 1149.1-1990 specification. JTAG boundary-scan testing can be performed before or after configuration, but not during configuration. APEX 20K devices can also use the JTAG port for configuration with the Quartus II software or with hardware using either Jam Files (.jam) or Jam Byte-Code Files (.jbc). Finally, APEX 20K devices use the JTAG port to monitor the logic operation of the device with the SignalTap embedded logic analyzer. APEX 20K devices support the JTAG instructions shown in Table 19. Although EP20K1500E devices support the JTAG BYPASS and SignalTap instructions, they do not support boundary-scan testing or the use of the JTAG port for configuration.

Table 19. APEX 20K JT	AG Instructions
JTAG Instruction	Description
SAMPLE/PRELOAD	Allows a snapshot of signals at the device pins to be captured and examined during normal device operation, and permits an initial data pattern to be output at the device pins. Also used by the SignalTap embedded logic analyzer.
EXTEST	Allows the external circuitry and board-level interconnections to be tested by forcing a test pattern at the output pins and capturing test results at the input pins.
BYPASS (1)	Places the 1-bit bypass register between the TDI and TDO pins, which allows the BST data to pass synchronously through selected devices to adjacent devices during normal device operation.
USERCODE	Selects the 32-bit USERCODE register and places it between the TDI and TDO pins, allowing the USERCODE to be serially shifted out of TDO.
IDCODE	Selects the IDCODE register and places it between TDI and TDO, allowing the IDCODE to be serially shifted out of TDO.
ICR Instructions	Used when configuring an APEX 20K device via the JTAG port with a MasterBlaster <sup>™</sup> or ByteBlasterMV <sup>™</sup> download cable, or when using a Jam File or Jam Byte-Code File via an embedded processor.
SignalTap Instructions (1)	Monitors internal device operation with the SignalTap embedded logic analyzer.

# able 19 APFX 20K .ITAG Instruction

# Note to Table 19:

(1) The EP20K1500E device supports the JTAG BYPASS instruction and the SignalTap instructions.

Tadie 21. 32-Bit	TADIE 21. 32-BIL APEX ZUK DEVICE IDCUDE									
Device	IDCODE (32 Bits) (1)									
	Version (4 Bits)	Part Number (16 Bits)	Manufacturer Identity (11 Bits)	<b>1 (1 Bit)</b> (2)						
EP20K30E	0000	1000 0000 0011 0000	000 0110 1110	1						
EP20K60E	0000	1000 0000 0110 0000	000 0110 1110	1						
EP20K100	0000	0000 0100 0001 0110	000 0110 1110	1						
EP20K100E	0000	1000 0001 0000 0000	000 0110 1110	1						
EP20K160E	0000	1000 0001 0110 0000	000 0110 1110	1						
EP20K200	0000	0000 1000 0011 0010	000 0110 1110	1						
EP20K200E	0000	1000 0010 0000 0000	000 0110 1110	1						
EP20K300E	0000	1000 0011 0000 0000	000 0110 1110	1						
EP20K400	0000	0001 0110 0110 0100	000 0110 1110	1						
EP20K400E	0000	1000 0100 0000 0000	000 0110 1110	1						
EP20K600E	0000	1000 0110 0000 0000	000 0110 1110	1						
EP20K1000E	0000	1001 0000 0000 0000	000 0110 1110	1						

#### 11- 04 00 04 4 ~

Notes to Table 21:

The most significant bit (MSB) is on the left. (1)

(2) The IDCODE's least significant bit (LSB) is always 1.

# Figure 31 shows the timing requirements for the JTAG signals.





**Altera Corporation** 

Table 25. APEX 20K 5.0-V       Tolerant Device DC Operating Conditions (Part 2 of 2)       Notes (2), (7), (8)								
Symbol	Parameter	Conditions	Min	Тур	Max	Unit		
V <sub>OL</sub>	3.3-V low-level TTL output voltage	I <sub>OL</sub> = 12 mA DC, V <sub>CCIO</sub> = 3.00 V (11)			0.45	V		
	3.3-V low-level CMOS output voltage	$I_{OL} = 0.1 \text{ mA DC},$ $V_{CCIO} = 3.00 \text{ V} (11)$			0.2	V		
	3.3-V low-level PCI output voltage	I <sub>OL</sub> = 1.5 mA DC, V <sub>CCIO</sub> = 3.00 to 3.60 V (11)			$0.1  imes V_{CCIO}$	V		
	2.5-V low-level output voltage	I <sub>OL</sub> = 0.1 mA DC, V <sub>CCIO</sub> = 2.30 V (11)			0.2	V		
		I <sub>OL</sub> = 1 mA DC, V <sub>CCIO</sub> = 2.30 V (11)			0.4	V		
		I <sub>OL</sub> = 2 mA DC, V <sub>CCIO</sub> = 2.30 V (11)			0.7	V		
I <sub>I</sub>	Input pin leakage current	$V_1 = 5.75$ to $-0.5$ V	-10		10	μA		
I <sub>OZ</sub>	Tri-stated I/O pin leakage current	$V_{O} = 5.75$ to $-0.5$ V	-10		10	μA		
I <sub>CC0</sub>	V <sub>CC</sub> supply current (standby) (All ESBs in power-down mode)	$V_1$ = ground, no load, no toggling inputs, -1 speed grade (12)		10		mA		
		V <sub>1</sub> = ground, no load, no toggling inputs, -2, -3 speed grades (12)		5		mA		
R <sub>CONF</sub>	Value of I/O pin pull-up resistor	V <sub>CCIO</sub> = 3.0 V (13)	20		50	W		
	before and during configuration	V <sub>CCIO</sub> = 2.375 V (13)	30		80	W		

Table 2	Table 29. APEX 20KE Device DC Operating Conditions       Notes (7), (8), (9)								
Symbol	Parameter	Conditions	Min	Тур	Max	Unit			
V <sub>IH</sub>	High-level LVTTL, CMOS, or 3.3-V PCI input voltage		1.7, 0.5 × V <sub>CCIO</sub> (10)		4.1	V			
V <sub>IL</sub>	Low-level LVTTL, CMOS, or 3.3-V PCI input voltage		-0.5		0.8, 0.3 × V <sub>CCIO</sub> (10)	V			
V <sub>OH</sub>	3.3-V high-level LVTTL output voltage	I <sub>OH</sub> = -12 mA DC, V <sub>CCIO</sub> = 3.00 V (11)	2.4			V			
	3.3-V high-level LVCMOS output voltage	I <sub>OH</sub> = -0.1 mA DC, V <sub>CCIO</sub> = 3.00 V (11)	V <sub>CCIO</sub> – 0.2			V			
	3.3-V high-level PCI output voltage	I <sub>OH</sub> = -0.5 mA DC, V <sub>CCIO</sub> = 3.00 to 3.60 V (11)	$0.9  imes V_{CCIO}$			V			
	2.5-V high-level output voltage	I <sub>OH</sub> = -0.1 mA DC, V <sub>CCIO</sub> = 2.30 V (11)	2.1			V			
		I <sub>OH</sub> = -1 mA DC, V <sub>CCIO</sub> = 2.30 V (11)	2.0			V			
		I <sub>OH</sub> = -2 mA DC, V <sub>CCIO</sub> = 2.30 V (11)	1.7			V			
V <sub>OL</sub>	3.3-V low-level LVTTL output voltage	I <sub>OL</sub> = 12 mA DC, V <sub>CCIO</sub> = 3.00 V <i>(12)</i>			0.4	V			
	3.3-V low-level LVCMOS output voltage	I <sub>OL</sub> = 0.1 mA DC, V <sub>CCIO</sub> = 3.00 V <i>(12)</i>			0.2	V			
	3.3-V low-level PCI output voltage	$I_{OL}$ = 1.5 mA DC, V <sub>CCIO</sub> = 3.00 to 3.60 V (12)			0.1 × V <sub>CCIO</sub>	V			
	2.5-V low-level output voltage	I <sub>OL</sub> = 0.1 mA DC, V <sub>CCIO</sub> = 2.30 V ( <i>12</i> )			0.2	V			
		I <sub>OL</sub> = 1 mA DC, V <sub>CCIO</sub> = 2.30 V <i>(12)</i>			0.4	V			
		I <sub>OL</sub> = 2 mA DC, V <sub>CCIO</sub> = 2.30 V <i>(12)</i>			0.7	V			
I <sub>I</sub>	Input pin leakage current	V <sub>1</sub> = 4.1 to -0.5 V (13)	-10		10	μΑ			
I <sub>OZ</sub>	Tri-stated I/O pin leakage current	V <sub>O</sub> = 4.1 to -0.5 V (13)	-10		10	μA			
I <sub>CC0</sub>	V <sub>CC</sub> supply current (standby) (All ESBs in power-down mode)	V <sub>I</sub> = ground, no load, no toggling inputs, -1 speed grade		10		mA			
		V <sub>1</sub> = ground, no load, no toggling inputs, -2, -3 speed grades		5		mA			
R <sub>CONF</sub>	Value of I/O pin pull-up resistor	V <sub>CCIO</sub> = 3.0 V (14)	20		50	kΩ			
	before and during configuration	V <sub>CCIO</sub> = 2.375 V (14)	30		80	kΩ			
		V <sub>CCIO</sub> = 1.71 V (14)	60		150	kΩ			



Figure 34 shows the typical output drive characteristics of APEX 20K devices with 3.3-V and 2.5-V V<sub>CCIO</sub>. The output driver is compatible with the 3.3-V *PCI Local Bus Specification, Revision 2.2* (when VCCIO pins are connected to 3.3 V). 5-V tolerant APEX 20K devices in the -1 speed grade are 5-V PCI compliant over all operating conditions.







**Altera Corporation** 

Table 39. APEX 20KE External Bidirectional Timing Parameters         Note (1)							
Symbol	Parameter	Conditions					
t <sub>INSUBIDIR</sub>	Setup time for bidirectional pins with global clock at LAB adjacent Input Register						
t <sub>INHBIDIR</sub>	Hold time for bidirectional pins with global clock at LAB adjacent Input Register						
<sup>t</sup> OUTCOBIDIR	Clock-to-output delay for bidirectional pins with global clock at IOE output register	C1 = 10 pF					
t <sub>XZBIDIR</sub>	Synchronous Output Enable Register to output buffer disable delay	C1 = 10 pF					
t <sub>ZXBIDIR</sub>	Synchronous Output Enable Register output buffer enable delay	C1 = 10 pF					
t <sub>INSUBIDIRPLL</sub>	Setup time for bidirectional pins with PLL clock at LAB adjacent Input Register						
t <sub>INHBIDIRPLL</sub>	Hold time for bidirectional pins with PLL clock at LAB adjacent Input Register						
<sup>t</sup> OUTCOBIDIRPLL	Clock-to-output delay for bidirectional pins with PLL clock at IOE output register	C1 = 10 pF					
t <sub>XZBIDIRPLL</sub>	Synchronous Output Enable Register to output buffer disable delay with PLL	C1 = 10 pF					
t <sub>ZXBIDIRPLL</sub>	Synchronous Output Enable Register output buffer enable delay with PLL	C1 = 10 pF					

# Note to Tables 38 and 39:

Г

(1) These timing parameters are sample-tested only.

Table 43. EP20K100 External Timing Parameters									
Symbol	-1 Spe	-1 Speed Grade		-2 Speed Grade		-3 Speed Grade			
	Min	Мах	Min	Max	Min	Max			
t <sub>INSU</sub> (1)	2.3		2.8		3.2		ns		
t <sub>INH</sub> (1)	0.0		0.0		0.0		ns		
t <sub>OUTCO</sub> (1)	2.0	4.5	2.0	4.9	2.0	6.6	ns		
t <sub>INSU</sub> (2)	1.1		1.2		-		ns		
t <sub>INH</sub> (2)	0.0		0.0		-		ns		
t <sub>OUTCO</sub> (2)	0.5	2.7	0.5	3.1	_	4.8	ns		

Table 44. EP20K100 External Bidirectional Timing Parameters								
Symbol	-1 Speed Grade		-2 Spe	-2 Speed Grade		-3 Speed Grade		
	Min	Мах	Min	Max	Min	Max		
t <sub>INSUBIDIR</sub> (1)	2.3		2.8		3.2		ns	
t <sub>INHBIDIR</sub> (1)	0.0		0.0		0.0		ns	
t <sub>OUTCOBIDIR</sub>	2.0	4.5	2.0	4.9	2.0	6.6	ns	
t <sub>XZBIDIR</sub> (1)		5.0		5.9		6.9	ns	
t <sub>ZXBIDIR</sub> (1)		5.0		5.9		6.9	ns	
t <sub>INSUBIDIR</sub> (2)	1.0		1.2		-		ns	
t <sub>inhbidir</sub> (2)	0.0		0.0		-		ns	
toutcobidir <i>(2)</i>	0.5	2.7	0.5	3.1	-	-	ns	
t <sub>XZBIDIR</sub> (2)		4.3		5.0		-	ns	
t <sub>ZXBIDIR</sub> (2)		4.3		5.0		-	ns	

Table 45. EP20K200 External Timing Parameters											
Symbol	-1 Speed Grade		-2 Speed Grade		-3 Spee	-3 Speed Grade					
	Min	Max	Min	Мах	Min	Max					
t <sub>INSU</sub> (1)	1.9		2.3		2.6		ns				
t <sub>INH</sub> (1)	0.0		0.0		0.0		ns				
t <sub>OUTCO</sub> (1)	2.0	4.6	2.0	5.6	2.0	6.8	ns				
t <sub>INSU</sub> (2)	1.1		1.2		-		ns				
t <sub>INH</sub> (2)	0.0		0.0		-		ns				
t <sub>оитсо</sub> <i>(2)</i>	0.5	2.7	0.5	3.1	-	-	ns				

# Notes to Tables 43 through 48:

- (1) This parameter is measured without using ClockLock or ClockBoost circuits.
- (2) This parameter is measured using ClockLock or ClockBoost circuits.

Tables 49 through 54 describe  $f_{MAX}$  LE Timing Microparameters,  $f_{MAX}$  ESB Timing Microparameters,  $f_{MAX}$  Routing Delays, Minimum Pulse Width Timing Parameters, External Timing Parameters, and External Bidirectional Timing Parameters for EP20K30E APEX 20KE devices.

Table 49. EP20K30E f <sub>MAX</sub> LE Timing Microparameters											
Symbol	-1		-2		-	Unit					
	Min	Max	Min	Max	Min	Max					
t <sub>SU</sub>	0.01		0.02		0.02		ns				
t <sub>H</sub>	0.11		0.16		0.23		ns				
t <sub>CO</sub>		0.32		0.45		0.67	ns				
t <sub>LUT</sub>		0.85		1.20		1.77	ns				

Table 56. EP20K60E f <sub>MAX</sub> ESB Timing Microparameters									
Symbol	-1		-2		-	3	Unit		
	Min	Max	Min	Мах	Min	Max			
t <sub>ESBARC</sub>		1.83		2.57		3.79	ns		
t <sub>ESBSRC</sub>		2.46		3.26		4.61	ns		
t <sub>ESBAWC</sub>		3.50		4.90		7.23	ns		
t <sub>ESBSWC</sub>		3.77		4.90		6.79	ns		
t <sub>ESBWASU</sub>	1.59		2.23		3.29		ns		
t <sub>ESBWAH</sub>	0.00		0.00		0.00		ns		
t <sub>ESBWDSU</sub>	1.75		2.46		3.62		ns		
t <sub>ESBWDH</sub>	0.00		0.00		0.00		ns		
t <sub>ESBRASU</sub>	1.76		2.47		3.64		ns		
t <sub>ESBRAH</sub>	0.00		0.00		0.00		ns		
t <sub>ESBWESU</sub>	1.68		2.49		3.87		ns		
t <sub>ESBWEH</sub>	0.00		0.00		0.00		ns		
t <sub>ESBDATASU</sub>	0.08		0.43		1.04		ns		
t <sub>ESBDATAH</sub>	0.13		0.13		0.13		ns		
t <sub>ESBWADDRSU</sub>	0.29		0.72		1.46		ns		
t <sub>ESBRADDRSU</sub>	0.36		0.81		1.58		ns		
t <sub>ESBDATACO1</sub>		1.06		1.24		1.55	ns		
t <sub>ESBDATACO2</sub>		2.39		3.35		4.94	ns		
t <sub>ESBDD</sub>		3.50		4.90		7.23	ns		
t <sub>PD</sub>		1.72		2.41		3.56	ns		
t <sub>PTERMSU</sub>	0.99		1.56		2.55		ns		
t <sub>PTERMCO</sub>		1.07		1.26		1.08	ns		

Table 62. EP20k	(100E f <sub>MAX</sub> ESE	B Timing Micr	oparameters	1			
Symbol	-	1		-2		3	Unit
	Min	Max	Min	Max	Min	Max	
t <sub>ESBARC</sub>		1.61		1.84		1.97	ns
t <sub>ESBSRC</sub>		2.57		2.97		3.20	ns
t <sub>ESBAWC</sub>		0.52		4.09		4.39	ns
t <sub>ESBSWC</sub>		3.17		3.78		4.09	ns
t <sub>ESBWASU</sub>	0.56		6.41		0.63		ns
t <sub>ESBWAH</sub>	0.48		0.54		0.55		ns
t <sub>ESBWDSU</sub>	0.71		0.80		0.81		ns
t <sub>ESBWDH</sub>	.048		0.54		0.55		ns
t <sub>ESBRASU</sub>	1.57		1.75		1.87		ns
t <sub>ESBRAH</sub>	0.00		0.00		0.20		ns
t <sub>ESBWESU</sub>	1.54		1.72		1.80		ns
t <sub>ESBWEH</sub>	0.00		0.00		0.00		ns
t <sub>ESBDATASU</sub>	-0.16		-0.20		-0.20		ns
t <sub>ESBDATAH</sub>	0.13		0.13		0.13		ns
t <sub>ESBWADDRSU</sub>	0.12		0.08		0.13		ns
t <sub>ESBRADDRSU</sub>	0.17		0.15		0.19		ns
t <sub>ESBDATACO1</sub>		1.20		1.39		1.52	ns
t <sub>ESBDATACO2</sub>		2.54		2.99		3.22	ns
t <sub>ESBDD</sub>		3.06		3.56		3.85	ns
t <sub>PD</sub>		1.73		2.02		2.20	ns
t <sub>PTERMSU</sub>	1.11		1.26		1.38		ns
t <sub>PTERMCO</sub>		1.19		1.40		1.08	ns

Table 63. EP20K100E f <sub>MAX</sub> Routing Delays												
Symbol	-1		-2		-3		Unit					
	Min	Max	Min	Max	Min	Max						
t <sub>F1-4</sub>		0.24		0.27		0.29	ns					
t <sub>F5-20</sub>		1.04		1.26		1.52	ns					
t <sub>F20+</sub>		1.12		1.36		1.86	ns					

٦

Table 86. EP20k	(400E f <sub>MAX</sub> ESI	B Timing Micr	oparameters				
Symbol	-1 Spee	ed Grade	-2 Spe	-2 Speed Grade		d Grade	Unit
	Min	Max	Min	Max	Min	Max	
t <sub>ESBARC</sub>		1.67		1.91		1.99	ns
t <sub>ESBSRC</sub>		2.30		2.66		2.93	ns
t <sub>ESBAWC</sub>		3.09		3.58		3.99	ns
t <sub>ESBSWC</sub>		3.01		3.65		4.05	ns
t <sub>ESBWASU</sub>	0.54		0.63		0.65		ns
t <sub>ESBWAH</sub>	0.36		0.43		0.42		ns
t <sub>ESBWDSU</sub>	0.69		0.77		0.84		ns
t <sub>ESBWDH</sub>	0.36		0.43		0.42		ns
t <sub>ESBRASU</sub>	1.61		1.77		1.86		ns
t <sub>ESBRAH</sub>	0.00		0.00		0.01		ns
t <sub>ESBWESU</sub>	1.35		1.47		1.61		ns
t <sub>ESBWEH</sub>	0.00		0.00		0.00		ns
t <sub>ESBDATASU</sub>	-0.18		-0.30		-0.27		ns
t <sub>ESBDATAH</sub>	0.13		0.13		0.13		ns
t <sub>ESBWADDRSU</sub>	-0.02		-0.11		-0.03		ns
t <sub>ESBRADDRSU</sub>	0.06		-0.01		-0.05		ns
t <sub>ESBDATACO1</sub>		1.16		1.40		1.54	ns
t <sub>ESBDATACO2</sub>		2.18		2.55		2.85	ns
t <sub>ESBDD</sub>		2.73		3.17		3.58	ns
t <sub>PD</sub>		1.57		1.83		2.07	ns
t <sub>PTERMSU</sub>	0.92		0.99		1.18		ns
t <sub>PTERMCO</sub>		1.18		1.43		1.17	ns

Tables 97 through 102 describe  $f_{MAX}$  LE Timing Microparameters,  $f_{MAX}$  ESB Timing Microparameters,  $f_{MAX}$  Routing Delays, Minimum Pulse Width Timing Parameters, External Timing Parameters, and External Bidirectional Timing Parameters for EP20K1000E APEX 20KE devices.

Table 97. EP20K1000E f <sub>MAX</sub> LE Timing Microparameters											
Symbol	Symbol -1 Speed Gra		-2 Speed Grade		-3 Speed Grade		Unit				
	Min	Max	Min	Max	Min	Max					
t <sub>SU</sub>	0.25		0.25		0.25		ns				
t <sub>H</sub>	0.25		0.25		0.25		ns				
t <sub>CO</sub>		0.28		0.32		0.33	ns				
t <sub>LUT</sub>		0.80		0.95		1.13	ns				

Table 104. EP20	K1500E f <sub>MAX</sub> I	ESB Timing M	icroparamete	ers			
Symbol	-1 Spee	ed Grade	-2 Spe	ed Grade	-3 Spee	d Grade	Unit
	Min	Max	Min	Max	Min	Max	
t <sub>ESBARC</sub>		1.78		2.02		1.95	ns
t <sub>ESBSRC</sub>		2.52		2.91		3.14	ns
t <sub>ESBAWC</sub>		3.52		4.11		4.40	ns
t <sub>ESBSWC</sub>		3.23		3.84		4.16	ns
t <sub>ESBWASU</sub>	0.62		0.67		0.61		ns
t <sub>ESBWAH</sub>	0.41		0.55		0.55		ns
t <sub>ESBWDSU</sub>	0.77		0.79		0.81		ns
t <sub>ESBWDH</sub>	0.41		0.55		0.55		ns
t <sub>ESBRASU</sub>	1.74		1.92		1.85		ns
t <sub>ESBRAH</sub>	0.00		0.01		0.23		ns
t <sub>ESBWESU</sub>	2.07		2.28		2.41		ns
t <sub>ESBWEH</sub>	0.00		0.00		0.00		ns
t <sub>ESBDATASU</sub>	0.25		0.27		0.29		ns
t <sub>ESBDATAH</sub>	0.13		0.13		0.13		ns
t <sub>ESBWADDRSU</sub>	0.11		0.04		0.11		ns
t <sub>ESBRADDRSU</sub>	0.14		0.11		0.16		ns
t <sub>ESBDATACO1</sub>		1.29		1.50		1.63	ns
t <sub>ESBDATACO2</sub>		2.55		2.99		3.22	ns
t <sub>ESBDD</sub>		3.12		3.57		3.85	ns
t <sub>PD</sub>		1.84		2.13		2.32	ns
t <sub>PTERMSU</sub>	1.08		1.19		1.32		ns
t <sub>PTERMCO</sub>		1.31		1.53		1.66	ns

Table 105. EP20K1500E f <sub>MAX</sub> Routing Delays												
Symbol	-1 Spe	ed Grade	e -2 Speed Grade		-3 Speed Grade		Unit					
	Min	Max	Min	Max	Min	Max						
t <sub>F1-4</sub>		0.28		0.28		0.28	ns					
t <sub>F5-20</sub>		1.36		1.50		1.62	ns					
t <sub>F20+</sub>		4.43		4.48		5.07	ns					