# E·XFL

## Intel - EP20K200FC484-2N Datasheet



Welcome to <u>E-XFL.COM</u>

#### Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

## **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

| Product Status                 | Obsolete  |
|--------------------------------|---|
| Number of LABs/CLBs            | 832   |
| Number of Logic Elements/Cells | 8320  |
| Total RAM Bits                 | 106496  |
| Number of I/O                  | 382   |
| Number of Gates                | 526000  |
| Voltage - Supply               | 2.375V ~ 2.625V   |
| Mounting Type                  | Surface Mount   |
| Operating Temperature          | 0°C ~ 85°C (TJ)   |
| Package / Case                 | 484-BBGA  |
| Supplier Device Package        | 484-FBGA (23x23)  |
| Purchase URL                   | https://www.e-xfl.com/product-detail/intel/ep20k200fc484-2n |
|                                |   |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Windows-based PCs, Sun SPARCstations, and HP 9000 Series 700/800 workstations

- Altera MegaCore<sup>®</sup> functions and Altera Megafunction Partners Program (AMPP<sup>SM</sup>) megafunctions
- NativeLink<sup>™</sup> integration with popular synthesis, simulation, and timing analysis tools
- Quartus II SignalTap<sup>®</sup> embedded logic analyzer simplifies in-system design evaluation by giving access to internal nodes during device operation
- Supports popular revision-control software packages including PVCS, Revision Control System (RCS), and Source Code Control System (SCCS)

 Table 4. APEX 20K QFP, BGA & PGA Package Options & I/O Count
 Notes (1), (2)

| Device     | 144-Pin<br>TQFP | 208-Pin<br>PQFP<br>RQFP | 240-Pin<br>PQFP<br>RQFP | 356-Pin BGA | 652-Pin BGA | 655-Pin PGA |
|------------|-----------------|-------------------------|-------------------------|-------------|-------------|-------------|
| EP20K30E   | 92              | 125                     |                         |             |             |             |
| EP20K60E   | 92              | 148                     | 151                     | 196         |             |             |
| EP20K100   | 101             | 159                     | 189                     | 252         |             |             |
| EP20K100E  | 92              | 151                     | 183                     | 246         |             |             |
| EP20K160E  | 88              | 143                     | 175                     | 271         |             |             |
| EP20K200   |                 | 144                     | 174                     | 277         |             |             |
| EP20K200E  |                 | 136                     | 168                     | 271         | 376         |             |
| EP20K300E  |                 |                         | 152                     |             | 408         |             |
| EP20K400   |                 |                         |                         |             | 502         | 502         |
| EP20K400E  |                 |                         |                         |             | 488         |             |
| EP20K600E  |                 |                         |                         |             | 488         |             |
| EP20K1000E |                 |                         |                         |             | 488         |             |
| EP20K1500E |                 |                         |                         |             | 488         |             |

## LE Operating Modes

The APEX 20K LE can operate in one of the following three modes:

- Normal mode
- Arithmetic mode
- Counter mode

Each mode uses LE resources differently. In each mode, seven available inputs to the LE—the four data inputs from the LAB local interconnect, the feedback from the programmable register, and the carry-in and cascade-in from the previous LE—are directed to different destinations to implement the desired logic function. LAB-wide signals provide clock, asynchronous clear, asynchronous preset, asynchronous load, synchronous clear, synchronous load, and clock enable control for the register. These LAB-wide signals are available in all LE modes.

The Quartus II software, in conjunction with parameterized functions such as LPM and DesignWare functions, automatically chooses the appropriate mode for common functions such as counters, adders, and multipliers. If required, the designer can also create special-purpose functions that specify which LE operating mode to use for optimal performance. Figure 8 shows the LE operating modes.

#### LAB-Wide Normal Mode (1) Clock Enable (2) Carry-In (3) Cascade-In LE-Out data1 data2 PRN 4-Input D Q LUT data3 LE-Out ENA data4 CLRN Cascade-Out LAB-Wide Arithmetic Mode Clock Enable (2) Carry-In Cascade-In LE-Out PRN data1 Q D 3-Input data2 LUT LE-Out ENA CLRN 3-Input LUT Cascade-Out Carry-Out

## Figure 8. APEX 20K LE Operating Modes





#### Notes to Figure 8:

- (1) LEs in normal mode support register packing.
- (2) There are two LAB-wide clock enables per LAB.
- (3) When using the carry-in in normal mode, the packed register feature is unavailable.
- (4) A register feedback multiplexer is available on LE1 of each LAB.
- (5) The DATA1 and DATA2 input signals can supply counter enable, up or down control, or register feedback signals for LEs other than the second LE in an LAB.
- (6) The LAB-wide synchronous clear and LAB wide synchronous load affect all registers in an LAB.

The counter mode uses two three-input LUTs: one generates the counter data, and the other generates the fast carry bit. A 2-to-1 multiplexer provides synchronous loading, and another AND gate provides synchronous clearing. If the cascade function is used by an LE in counter mode, the synchronous clear or load overrides any signal carried on the cascade chain. The synchronous clear overrides the synchronous load. LEs in arithmetic mode can drive out registered and unregistered versions of the LUT output.

## Clear & Preset Logic Control

Logic for the register's clear and preset signals is controlled by LAB-wide signals. The LE directly supports an asynchronous clear function. The Quartus II software Compiler can use a NOT-gate push-back technique to emulate an asynchronous preset. Moreover, the Quartus II software Compiler can use a programmable NOT-gate push-back technique to emulate simultaneous preset and clear or asynchronous load. However, this technique uses three additional LEs per register. All emulation is performed automatically when the design is compiled. Registers that emulate simultaneous preset and load will enter an unknown state upon power-up or when the chip-wide reset is asserted.

In addition to the two clear and preset modes, APEX 20K devices provide a chip-wide reset pin (DEV\_CLRn) that resets all registers in the device. Use of this pin is controlled through an option in the Quartus II software that is set before compilation. The chip-wide reset overrides all other control signals. Registers using an asynchronous preset are preset when the chip-wide reset is asserted; this effect results from the inversion technique used to implement the asynchronous preset.

## FastTrack Interconnect

In the APEX 20K architecture, connections between LEs, ESBs, and I/O pins are provided by the FastTrack Interconnect. The FastTrack Interconnect is a series of continuous horizontal and vertical routing channels that traverse the device. This global routing structure provides predictable performance, even in complex designs. In contrast, the segmented routing in FPGAs requires switch matrices to connect a variable number of routing paths, increasing the delays between logic resources and reducing performance.

The FastTrack Interconnect consists of row and column interconnect channels that span the entire device. The row interconnect routes signals throughout a row of MegaLAB structures; the column interconnect routes signals throughout a column of MegaLAB structures. When using the row and column interconnect, an LE, IOE, or ESB can drive any other LE, IOE, or ESB in a device. See Figure 9.

Figure 11 shows the intersection of a row and column interconnect, and how these forms of interconnects and LEs drive each other.



Figure 11. Driving the FastTrack Interconnect

APEX 20KE devices include an enhanced interconnect structure for faster routing of input signals with high fan-out. Column I/O pins can drive the FastRow<sup>™</sup> interconnect, which routes signals directly into the local interconnect without having to drive through the MegaLAB interconnect. FastRow lines traverse two MegaLAB structures. Also, these pins can drive the local interconnect directly for fast setup times. On EP20K300E and larger devices, the FastRow interconnect drives the two MegaLABs in the top left corner, the two MegaLABs in the top right corner, the two MegaLABS in the bottom left corner, and the two MegaLABs in the bottom right corner. On EP20K200E and smaller devices, FastRow interconnect drives the two MegaLABs on the top and the two MegaLABs on the bottom of the device. On all devices, the FastRow interconnect drives all local interconnect in the appropriate MegaLABs except the local interconnect on the side of the MegaLAB opposite the ESB. Pins using the FastRow interconnect achieve a faster set-up time, as the signal does not need to use a MegaLAB interconnect line to reach the destination LE. Figure 12 shows the FastRow interconnect.

#### Figure 13. Product-Term Logic in ESB



## Note to Figure 13:

(1) APEX 20KE devices have four dedicated clocks.

## Macrocells

APEX 20K macrocells can be configured individually for either sequential or combinatorial logic operation. The macrocell consists of three functional blocks: the logic array, the product-term select matrix, and the programmable register.

Combinatorial logic is implemented in the product terms. The productterm select matrix allocates these product terms for use as either primary logic inputs (to the OR and XOR gates) to implement combinatorial functions, or as parallel expanders to be used to increase the logic available to another macrocell. One product term can be inverted; the Quartus II software uses this feature to perform DeMorgan's inversion for more efficient implementation of wide OR functions. The Quartus II software Compiler can use a NOT-gate push-back technique to emulate an asynchronous preset. Figure 14 shows the APEX 20K macrocell.

## Input/Output Clock Mode

The input/output clock mode contains two clocks. One clock controls all registers for inputs into the ESB: data input, WE, RE, read address, and write address. The other clock controls the ESB data output registers. The ESB also supports clock enable and asynchronous clear signals; these signals also control the reading and writing of registers independently. Input/output clock mode is commonly used for applications where the reads and writes occur at the same system frequency, but require different clock enable signals for the input and output registers. Figure 21 shows the ESB in input/output clock mode.



### Figure 21. ESB in Input/Output Clock Mode

#### Notes to Figure 21:

All registers can be cleared asynchronously by ESB local interconnect signals, global signals, or the chip-wide reset. (1)APEX 20KE devices have four dedicated clocks. (2)

## Single-Port Mode

The APEX 20K ESB also supports a single-port mode, which is used when simultaneous reads and writes are not required. See Figure 22.

#### Altera Corporation

Each IOE drives a row, column, MegaLAB, or local interconnect when used as an input or bidirectional pin. A row IOE can drive a local, MegaLAB, row, and column interconnect; a column IOE can drive the column interconnect. Figure 27 shows how a row IOE connects to the interconnect.



# IEEE Std. 1149.1 (JTAG) Boundary-Scan Support

All APEX 20K devices provide JTAG BST circuitry that complies with the IEEE Std. 1149.1-1990 specification. JTAG boundary-scan testing can be performed before or after configuration, but not during configuration. APEX 20K devices can also use the JTAG port for configuration with the Quartus II software or with hardware using either Jam Files (.jam) or Jam Byte-Code Files (.jbc). Finally, APEX 20K devices use the JTAG port to monitor the logic operation of the device with the SignalTap embedded logic analyzer. APEX 20K devices support the JTAG instructions shown in Table 19. Although EP20K1500E devices support the JTAG BYPASS and SignalTap instructions, they do not support boundary-scan testing or the use of the JTAG port for configuration.

| Table 19. APEX 20K JT      | AG Instructions  |
|----------------------------|--|
| JTAG Instruction           | Description  |
| SAMPLE/PRELOAD             | Allows a snapshot of signals at the device pins to be captured and examined during normal device operation, and permits an initial data pattern to be output at the device pins. Also used by the SignalTap embedded logic analyzer. |
| EXTEST                     | Allows the external circuitry and board-level interconnections to be tested by forcing a test pattern at the output pins and capturing test results at the input pins.   |
| BYPASS (1)                 | Places the 1-bit bypass register between the TDI and TDO pins, which allows the BST data to pass synchronously through selected devices to adjacent devices during normal device operation.  |
| USERCODE                   | Selects the 32-bit USERCODE register and places it between the TDI and TDO pins, allowing the USERCODE to be serially shifted out of TDO.  |
| IDCODE                     | Selects the IDCODE register and places it between TDI and TDO, allowing the IDCODE to be serially shifted out of TDO.  |
| ICR Instructions           | Used when configuring an APEX 20K device via the JTAG port with a MasterBlaster <sup>™</sup> or ByteBlasterMV <sup>™</sup> download cable, or when using a Jam File or Jam Byte-Code File via an embedded processor.                 |
| SignalTap Instructions (1) | Monitors internal device operation with the SignalTap embedded logic analyzer.   |

## able 19 APFX 20K .ITAG Instruction

#### Note to Table 19:

(1) The EP20K1500E device supports the JTAG BYPASS instruction and the SignalTap instructions.

Table 22 shows the JTAG timing parameters and values for APEX 20K devices.

| 10010 2           |  |     |     |      |
|-------------------|--|-----|-----|------|
| Symbol            | Parameter                                      | Min | Max | Unit |
| t <sub>JCP</sub>  | TCK clock period                               | 100 |     | ns   |
| t <sub>JCH</sub>  | TCK clock high time                            | 50  |     | ns   |
| t <sub>JCL</sub>  | TCK clock low time                             | 50  |     | ns   |
| t <sub>JPSU</sub> | JTAG port setup time                           | 20  |     | ns   |
| t <sub>JPH</sub>  | JTAG port hold time                            | 45  |     | ns   |
| t <sub>JPCO</sub> | JTAG port clock to output                      |     | 25  | ns   |
| t <sub>JPZX</sub> | JTAG port high impedance to valid output       |     | 25  | ns   |
| t <sub>JPXZ</sub> | JTAG port valid output to high impedance       |     | 25  | ns   |
| t <sub>JSSU</sub> | Capture register setup time                    | 20  |     | ns   |
| t <sub>JSH</sub>  | Capture register hold time                     | 45  |     | ns   |
| t <sub>JSCO</sub> | Update register clock to output                |     | 35  | ns   |
| t <sub>JSZX</sub> | Update register high impedance to valid output |     | 35  | ns   |
| t <sub>JSXZ</sub> | Update register valid output to high impedance |     | 35  | ns   |

Table 22. APEX 20K JTAG Timing Parameters & Values

For more information, see the following documents:

- Application Note 39 (IEEE Std. 1149.1 (JTAG) Boundary-Scan Testing in Altera Devices)
- Jam Programming & Test Language Specification

# **Generic Testing**

Each APEX 20K device is functionally tested. Complete testing of each configurable static random access memory (SRAM) bit and all logic functionality ensures 100% yield. AC test measurements for APEX 20K devices are made under conditions equivalent to those shown in Figure 32. Multiple test patterns can be used to configure devices during all stages of the production flow.

| Table 2            | 8. APEX 20KE Device Recommende                         | d Operating Conditions |                  |                   |      |
|--------------------|--|------------------------|------------------|-------------------|------|
| Symbol             | Parameter  | Conditions             | Min              | Max               | Unit |
| V <sub>CCINT</sub> | Supply voltage for internal logic and<br>input buffers | (3), (4)               | 1.71 (1.71)      | 1.89 (1.89)       | V    |
| V <sub>CCIO</sub>  | Supply voltage for output buffers, 3.3-V operation     | (3), (4)               | 3.00 (3.00)      | 3.60 (3.60)       | V    |
|                    | Supply voltage for output buffers, 2.5-V operation     | (3), (4)               | 2.375<br>(2.375) | 2.625<br>(2.625)  | V    |
|                    | Supply voltage for output buffers, 1.8-V operation     | (3), (4)               | 1.71 (1.71)      | 1.89 (1.89)       | V    |
| VI                 | Input voltage  | (5), (6)               | -0.5             | 4.0               | V    |
| Vo                 | Output voltage   |                        | 0                | V <sub>CCIO</sub> | V    |
| TJ                 | Junction temperature                                   | For commercial use     | 0                | 85                | °C   |
|                    |  | For industrial use     | -40              | 100               | °C   |
| t <sub>R</sub>     | Input rise time  |                        |                  | 40                | ns   |
| t <sub>F</sub>     | Input fall time  |                        |                  | 40                | ns   |



Figure 34 shows the typical output drive characteristics of APEX 20K devices with 3.3-V and 2.5-V V<sub>CCIO</sub>. The output driver is compatible with the 3.3-V *PCI Local Bus Specification, Revision 2.2* (when VCCIO pins are connected to 3.3 V). 5-V tolerant APEX 20K devices in the -1 speed grade are 5-V PCI compliant over all operating conditions.







**Altera Corporation** 



Figure 35 shows the output drive characteristics of APEX 20KE devices.

*Note to Figure 35:*(1) These are transient (AC) currents.

# **Timing Model**

The high-performance FastTrack and MegaLAB interconnect routing resources ensure predictable performance, accurate simulation, and accurate timing analysis. This predictable performance contrasts with that of FPGAs, which use a segmented connection scheme and therefore have unpredictable performance.

| Table 43. EP20         | Table 43. EP20K100 External Timing Parameters |     |        |                |     |                |    |  |  |  |
|------------------------|---|-----|--------|----------------|-----|----------------|----|--|--|--|
| Symbol                 | -1 Speed Grade                                |     | -2 Spe | -2 Speed Grade |     | -3 Speed Grade |    |  |  |  |
|                        | Min   | Мах | Min    | Max            | Min | Max            |    |  |  |  |
| t <sub>INSU</sub> (1)  | 2.3   |     | 2.8    |                | 3.2 |                | ns |  |  |  |
| t <sub>INH</sub> (1)   | 0.0   |     | 0.0    |                | 0.0 |                | ns |  |  |  |
| t <sub>OUTCO</sub> (1) | 2.0   | 4.5 | 2.0    | 4.9            | 2.0 | 6.6            | ns |  |  |  |
| t <sub>INSU</sub> (2)  | 1.1   |     | 1.2    |                | -   |                | ns |  |  |  |
| t <sub>INH</sub> (2)   | 0.0   |     | 0.0    |                | -   |                | ns |  |  |  |
| t <sub>OUTCO</sub> (2) | 0.5   | 2.7 | 0.5    | 3.1            | _   | 4.8            | ns |  |  |  |

| Table 44. EP20k            | Table 44. EP20K100 External Bidirectional Timing Parameters |          |        |          |        |          |      |  |  |
|----------------------------|---|----------|--------|----------|--------|----------|------|--|--|
| Symbol                     | -1 Spe  | ed Grade | -2 Spe | ed Grade | -3 Spe | ed Grade | Unit |  |  |
|                            | Min   | Мах      | Min    | Max      | Min    | Max      | 1    |  |  |
| t <sub>INSUBIDIR</sub> (1) | 2.3   |          | 2.8    |          | 3.2    |          | ns   |  |  |
| t <sub>INHBIDIR</sub> (1)  | 0.0   |          | 0.0    |          | 0.0    |          | ns   |  |  |
| t <sub>OUTCOBIDIR</sub>    | 2.0   | 4.5      | 2.0    | 4.9      | 2.0    | 6.6      | ns   |  |  |
| t <sub>XZBIDIR</sub> (1)   |   | 5.0      |        | 5.9      |        | 6.9      | ns   |  |  |
| t <sub>ZXBIDIR</sub> (1)   |   | 5.0      |        | 5.9      |        | 6.9      | ns   |  |  |
| t <sub>INSUBIDIR</sub> (2) | 1.0   |          | 1.2    |          | -      |          | ns   |  |  |
| t <sub>inhbidir</sub> (2)  | 0.0   |          | 0.0    |          | -      |          | ns   |  |  |
| toutcobidir<br><i>(2)</i>  | 0.5   | 2.7      | 0.5    | 3.1      | -      | -        | ns   |  |  |
| t <sub>XZBIDIR</sub> (2)   |   | 4.3      |        | 5.0      |        | -        | ns   |  |  |
| t <sub>ZXBIDIR</sub> (2)   |   | 4.3      |        | 5.0      |        | -        | ns   |  |  |

| Table 45. EP20K200 External Timing Parameters |                |     |                |     |         |         |      |  |  |
|---|----------------|-----|----------------|-----|---------|---------|------|--|--|
| Symbol  | -1 Speed Grade |     | -2 Speed Grade |     | -3 Spee | d Grade | Unit |  |  |
|   | Min            | Max | Min            | Мах | Min     | Мах     |      |  |  |
| t <sub>INSU</sub> (1)                         | 1.9            |     | 2.3            |     | 2.6     |         | ns   |  |  |
| t <sub>INH</sub> (1)                          | 0.0            |     | 0.0            |     | 0.0     |         | ns   |  |  |
| t <sub>OUTCO</sub> (1)                        | 2.0            | 4.6 | 2.0            | 5.6 | 2.0     | 6.8     | ns   |  |  |
| t <sub>INSU</sub> (2)                         | 1.1            |     | 1.2            |     | -       |         | ns   |  |  |
| t <sub>INH</sub> (2)                          | 0.0            |     | 0.0            |     | -       |         | ns   |  |  |
| t <sub>оитсо</sub> <i>(2)</i>                 | 0.5            | 2.7 | 0.5            | 3.1 | -       | -       | ns   |  |  |

#### Notes to Tables 43 through 48:

- (1) This parameter is measured without using ClockLock or ClockBoost circuits.
- (2) This parameter is measured using ClockLock or ClockBoost circuits.

Tables 49 through 54 describe  $f_{MAX}$  LE Timing Microparameters,  $f_{MAX}$  ESB Timing Microparameters,  $f_{MAX}$  Routing Delays, Minimum Pulse Width Timing Parameters, External Timing Parameters, and External Bidirectional Timing Parameters for EP20K30E APEX 20KE devices.

| Table 49. EP2    | Table 49. EP20K30E f <sub>MAX</sub> LE Timing Microparameters |      |      |      |      |      |    |  |  |  |
|------------------|---|------|------|------|------|------|----|--|--|--|
| Symbol           | -1  |      | 1    |      | -3   |      |    |  |  |  |
|                  | Min   | Max  | Min  | Max  | Min  | Max  |    |  |  |  |
| t <sub>SU</sub>  | 0.01  |      | 0.02 |      | 0.02 |      | ns |  |  |  |
| t <sub>H</sub>   | 0.11  |      | 0.16 |      | 0.23 |      | ns |  |  |  |
| t <sub>CO</sub>  |   | 0.32 |      | 0.45 |      | 0.67 | ns |  |  |  |
| t <sub>LUT</sub> |   | 0.85 |      | 1.20 |      | 1.77 | ns |  |  |  |

Tables 55 through 60 describe  $f_{MAX}$  LE Timing Microparameters,  $f_{MAX}$  ESB Timing Microparameters,  $f_{MAX}$  Routing Delays, Minimum Pulse Width Timing Parameters, External Timing Parameters, and External Bidirectional Timing Parameters for EP20K60E APEX 20KE devices.

| Table 55. EP20K60E f <sub>MAX</sub> LE Timing Microparameters |      |      |      |      |      |      |      |  |  |
|---|------|------|------|------|------|------|------|--|--|
| Symbol  |      | -1   |      | -2   |      | .3   | Unit |  |  |
|   | Min  | Max  | Min  | Max  | Min  | Max  |      |  |  |
| t <sub>SU</sub>   | 0.17 |      | 0.15 |      | 0.16 |      | ns   |  |  |
| t <sub>H</sub>  | 0.32 |      | 0.33 |      | 0.39 |      | ns   |  |  |
| t <sub>CO</sub>   |      | 0.29 |      | 0.40 |      | 0.60 | ns   |  |  |
| t <sub>LUT</sub>  |      | 0.77 |      | 1.07 |      | 1.59 | ns   |  |  |

| Table 69. EP2      | Table 69. EP20K160E f <sub>MAX</sub> Routing Delays |      |     |      |     |      |      |  |  |  |
|--------------------|---|------|-----|------|-----|------|------|--|--|--|
| Symbol             |   | -1   |     | -2   | -   | 3    | Unit |  |  |  |
|                    | Min   | Max  | Min | Max  | Min | Max  |      |  |  |  |
| t <sub>F1-4</sub>  |   | 0.25 |     | 0.26 |     | 0.28 | ns   |  |  |  |
| t <sub>F5-20</sub> |   | 1.00 |     | 1.18 |     | 1.35 | ns   |  |  |  |
| t <sub>F20+</sub>  |   | 1.95 |     | 2.19 |     | 2.30 | ns   |  |  |  |

| Symbol             | -    | 1   | -    | 2   | -3   |     | Unit |
|--------------------|------|-----|------|-----|------|-----|------|
|                    | Min  | Max | Min  | Max | Min  | Max |      |
| t <sub>CH</sub>    | 1.34 |     | 1.43 |     | 1.55 |     | ns   |
| t <sub>CL</sub>    | 1.34 |     | 1.43 |     | 1.55 |     | ns   |
| t <sub>CLRP</sub>  | 0.18 |     | 0.19 |     | 0.21 |     | ns   |
| t <sub>PREP</sub>  | 0.18 |     | 0.19 |     | 0.21 |     | ns   |
| t <sub>ESBCH</sub> | 1.34 |     | 1.43 |     | 1.55 |     | ns   |
| t <sub>ESBCL</sub> | 1.34 |     | 1.43 |     | 1.55 |     | ns   |
| t <sub>ESBWP</sub> | 1.15 |     | 1.45 |     | 1.73 |     | ns   |
| t <sub>ESBRP</sub> | 0.93 |     | 1.15 |     | 1.38 |     | ns   |

| Table 71. EP20K160E External Timing Parameters |           |      |      |      |      |      |      |  |  |  |
|--|-----------|------|------|------|------|------|------|--|--|--|
| Symbol   | symbol -1 |      |      | -2 - |      | }    | Unit |  |  |  |
|  | Min       | Max  | Min  | Max  | Min  | Max  |      |  |  |  |
| t <sub>INSU</sub>                              | 2.23      |      | 2.34 |      | 2.47 |      | ns   |  |  |  |
| t <sub>INH</sub>                               | 0.00      |      | 0.00 |      | 0.00 |      | ns   |  |  |  |
| t <sub>outco</sub>                             | 2.00      | 5.07 | 2.00 | 5.59 | 2.00 | 6.13 | ns   |  |  |  |
| t <sub>insupll</sub>                           | 2.12      |      | 2.07 |      | -    |      | ns   |  |  |  |
| t <sub>INHPLL</sub>                            | 0.00      |      | 0.00 |      | -    |      | ns   |  |  |  |
| t <sub>outcopll</sub>                          | 0.50      | 3.00 | 0.50 | 3.35 | -    | -    | ns   |  |  |  |

| Table 74. EP20K200E f <sub>MAX</sub> ESB Timing Microparameters |       |      |       |      |      |      |      |  |  |
|---|-------|------|-------|------|------|------|------|--|--|
| Symbol  | -1    |      | -2    |      | -3   |      | Unit |  |  |
|   | Min   | Мах  | Min   | Мах  | Min  | Max  |      |  |  |
| t <sub>ESBARC</sub>   |       | 1.68 |       | 2.06 |      | 2.24 | ns   |  |  |
| t <sub>ESBSRC</sub>   |       | 2.27 |       | 2.77 |      | 3.18 | ns   |  |  |
| t <sub>ESBAWC</sub>   |       | 3.10 |       | 3.86 |      | 4.50 | ns   |  |  |
| t <sub>ESBSWC</sub>   |       | 2.90 |       | 3.67 |      | 4.21 | ns   |  |  |
| t <sub>ESBWASU</sub>  | 0.55  |      | 0.67  |      | 0.74 |      | ns   |  |  |
| t <sub>ESBWAH</sub>   | 0.36  |      | 0.46  |      | 0.48 |      | ns   |  |  |
| t <sub>ESBWDSU</sub>  | 0.69  |      | 0.83  |      | 0.95 |      | ns   |  |  |
| t <sub>ESBWDH</sub>   | 0.36  |      | 0.46  |      | 0.48 |      | ns   |  |  |
| t <sub>ESBRASU</sub>  | 1.61  |      | 1.90  |      | 2.09 |      | ns   |  |  |
| t <sub>ESBRAH</sub>   | 0.00  |      | 0.00  |      | 0.01 |      | ns   |  |  |
| t <sub>ESBWESU</sub>  | 1.42  |      | 1.71  |      | 2.01 |      | ns   |  |  |
| t <sub>ESBWEH</sub>   | 0.00  |      | 0.00  |      | 0.00 |      | ns   |  |  |
| t <sub>ESBDATASU</sub>  | -0.06 |      | -0.07 |      | 0.05 |      | ns   |  |  |
| t <sub>ESBDATAH</sub>   | 0.13  |      | 0.13  |      | 0.13 |      | ns   |  |  |
| t <sub>ESBWADDRSU</sub>   | 0.11  |      | 0.13  |      | 0.31 |      | ns   |  |  |
| t <sub>ESBRADDRSU</sub>   | 0.18  |      | 0.23  |      | 0.39 |      | ns   |  |  |
| t <sub>ESBDATACO1</sub>   |       | 1.09 |       | 1.35 |      | 1.51 | ns   |  |  |
| t <sub>ESBDATACO2</sub>   |       | 2.19 |       | 2.75 |      | 3.22 | ns   |  |  |
| t <sub>ESBDD</sub>  |       | 2.75 |       | 3.41 |      | 4.03 | ns   |  |  |
| t <sub>PD</sub>   |       | 1.58 |       | 1.97 |      | 2.33 | ns   |  |  |
| t <sub>PTERMSU</sub>  | 1.00  |      | 1.22  |      | 1.51 |      | ns   |  |  |
| t <sub>PTERMCO</sub>  |       | 1.10 |       | 1.37 |      | 1.09 | ns   |  |  |

| Table 75. EP20K200E f <sub>MAX</sub> Routing Delays |     |      |     |      |     |      |      |  |  |  |
|---|-----|------|-----|------|-----|------|------|--|--|--|
| Symbol  | -1  |      |     | -2   | -3  |      | Unit |  |  |  |
|   | Min | Max  | Min | Max  | Min | Max  |      |  |  |  |
| t <sub>F1-4</sub>                                   |     | 0.25 |     | 0.27 |     | 0.29 | ns   |  |  |  |
| t <sub>F5-20</sub>                                  |     | 1.02 |     | 1.20 |     | 1.41 | ns   |  |  |  |
| t <sub>F20+</sub>                                   |     | 1.99 |     | 2.23 |     | 2.53 | ns   |  |  |  |

| Table 80. EP20K300E f <sub>MAX</sub> ESB Timing Microparameters |      |      |      |      |      |      |      |  |  |
|---|------|------|------|------|------|------|------|--|--|
| Symbol  | -1   |      | -2   |      | -3   |      | Unit |  |  |
|   | Min  | Max  | Min  | Max  | Min  | Max  |      |  |  |
| t <sub>ESBARC</sub>   |      | 1.79 |      | 2.44 |      | 3.25 | ns   |  |  |
| t <sub>ESBSRC</sub>   |      | 2.40 |      | 3.12 |      | 4.01 | ns   |  |  |
| t <sub>ESBAWC</sub>   |      | 3.41 |      | 4.65 |      | 6.20 | ns   |  |  |
| t <sub>ESBSWC</sub>   |      | 3.68 |      | 4.68 |      | 5.93 | ns   |  |  |
| t <sub>ESBWASU</sub>  | 1.55 |      | 2.12 |      | 2.83 |      | ns   |  |  |
| t <sub>ESBWAH</sub>   | 0.00 |      | 0.00 |      | 0.00 |      | ns   |  |  |
| t <sub>ESBWDSU</sub>  | 1.71 |      | 2.33 |      | 3.11 |      | ns   |  |  |
| t <sub>ESBWDH</sub>   | 0.00 |      | 0.00 |      | 0.00 |      | ns   |  |  |
| t <sub>ESBRASU</sub>  | 1.72 |      | 2.34 |      | 3.13 |      | ns   |  |  |
| t <sub>ESBRAH</sub>   | 0.00 |      | 0.00 |      | 0.00 |      | ns   |  |  |
| t <sub>ESBWESU</sub>  | 1.63 |      | 2.36 |      | 3.28 |      | ns   |  |  |
| t <sub>ESBWEH</sub>   | 0.00 |      | 0.00 |      | 0.00 |      | ns   |  |  |
| t <sub>ESBDATASU</sub>  | 0.07 |      | 0.39 |      | 0.80 |      | ns   |  |  |
| t <sub>ESBDATAH</sub>   | 0.13 |      | 0.13 |      | 0.13 |      | ns   |  |  |
| t <sub>ESBWADDRSU</sub>   | 0.27 |      | 0.67 |      | 1.17 |      | ns   |  |  |
| t <sub>ESBRADDRSU</sub>   | 0.34 |      | 0.75 |      | 1.28 |      | ns   |  |  |
| t <sub>ESBDATACO1</sub>   |      | 1.03 |      | 1.20 |      | 1.40 | ns   |  |  |
| t <sub>ESBDATACO2</sub>   |      | 2.33 |      | 3.18 |      | 4.24 | ns   |  |  |
| t <sub>ESBDD</sub>  |      | 3.41 |      | 4.65 |      | 6.20 | ns   |  |  |
| t <sub>PD</sub>   |      | 1.68 |      | 2.29 |      | 3.06 | ns   |  |  |
| t <sub>PTERMSU</sub>  | 0.96 |      | 1.48 |      | 2.14 |      | ns   |  |  |
| t <sub>PTERMCO</sub>  |      | 1.05 |      | 1.22 |      | 1.42 | ns   |  |  |

| Table 81. EP20K300E f <sub>MAX</sub> Routing Delays |     |      |     |      |     |      |      |  |  |  |
|---|-----|------|-----|------|-----|------|------|--|--|--|
| Symbol  |     | 1 -2 |     | -2   | -3  |      | Unit |  |  |  |
|   | Min | Max  | Min | Max  | Min | Max  |      |  |  |  |
| t <sub>F1-4</sub>                                   |     | 0.22 |     | 0.24 |     | 0.26 | ns   |  |  |  |
| t <sub>F5-20</sub>                                  |     | 1.33 |     | 1.43 |     | 1.58 | ns   |  |  |  |
| t <sub>F20+</sub>                                   |     | 3.63 |     | 3.93 |     | 4.35 | ns   |  |  |  |

## **Altera Corporation**

## APEX 20K Programmable Logic Device Family Data Sheet

| Table 99. EP20K1000E f <sub>MAX</sub> Routing Delays |                |      |                |      |                |      |      |  |  |  |
|--|----------------|------|----------------|------|----------------|------|------|--|--|--|
| Symbol   | -1 Speed Grade |      | -2 Speed Grade |      | -3 Speed Grade |      | Unit |  |  |  |
|  | Min            | Max  | Min            | Max  | Min            | Max  |      |  |  |  |
| t <sub>F1-4</sub>                                    |                | 0.27 |                | 0.27 |                | 0.27 | ns   |  |  |  |
| t <sub>F5-20</sub>                                   |                | 1.45 |                | 1.63 |                | 1.75 | ns   |  |  |  |
| t <sub>F20+</sub>                                    |                | 4.15 |                | 4.33 |                | 4.97 | ns   |  |  |  |

| Table 100. EP20K1000E Minimum Pulse Width Timing Parameters |         |                |      |                |      |       |      |  |  |  |
|---|---------|----------------|------|----------------|------|-------|------|--|--|--|
| Symbol  | -1 Spee | -1 Speed Grade |      | -2 Speed Grade |      | Grade | Unit |  |  |  |
|   | Min     | Max            | Min  | Max            | Min  | Max   |      |  |  |  |
| t <sub>CH</sub>   | 1.25    |                | 1.43 |                | 1.67 |       | ns   |  |  |  |
| t <sub>CL</sub>   | 1.25    |                | 1.43 |                | 1.67 |       | ns   |  |  |  |
| t <sub>CLRP</sub>   | 0.20    |                | 0.20 |                | 0.20 |       | ns   |  |  |  |
| t <sub>PREP</sub>   | 0.20    |                | 0.20 |                | 0.20 |       | ns   |  |  |  |
| t <sub>ESBCH</sub>  | 1.25    |                | 1.43 |                | 1.67 |       | ns   |  |  |  |
| t <sub>ESBCL</sub>  | 1.25    |                | 1.43 |                | 1.67 |       | ns   |  |  |  |
| t <sub>ESBWP</sub>  | 1.28    |                | 1.51 |                | 1.65 |       | ns   |  |  |  |
| t <sub>ESBRP</sub>  | 1.11    |                | 1.29 |                | 1.41 |       | ns   |  |  |  |

| Table 101. EP20K1000E External Timing Parameters |                |      |                |      |                |      |      |  |  |  |
|--|----------------|------|----------------|------|----------------|------|------|--|--|--|
| Symbol   | -1 Speed Grade |      | -2 Speed Grade |      | -3 Speed Grade |      | Unit |  |  |  |
|  | Min            | Max  | Min            | Max  | Min            | Мах  |      |  |  |  |
| t <sub>INSU</sub>                                | 2.70           |      | 2.84           |      | 2.97           |      | ns   |  |  |  |
| t <sub>INH</sub>                                 | 0.00           |      | 0.00           |      | 0.00           |      | ns   |  |  |  |
| t <sub>outco</sub>                               | 2.00           | 5.75 | 2.00           | 6.33 | 2.00           | 6.90 | ns   |  |  |  |
| t <sub>INSUPLL</sub>                             | 1.64           |      | 2.09           |      | -              |      | ns   |  |  |  |
| t <sub>INHPLL</sub>                              | 0.00           |      | 0.00           |      | -              |      | ns   |  |  |  |
| t <sub>outcopll</sub>                            | 0.50           | 2.25 | 0.50           | 2.99 | -              | -    | ns   |  |  |  |