Intel - EP20K200FC484-3 Datasheet





Welcome to <u>E-XFL.COM</u>

Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

Product Status	Obsolete
Number of LABs/CLBs	832
Number of Logic Elements/Cells	8320
Total RAM Bits	106496
Number of I/O	382
Number of Gates	526000
Voltage - Supply	2.375V ~ 2.625V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	484-BBGA
Supplier Device Package	484-FBGA (23x23)
Purchase URL	https://www.e-xfl.com/product-detail/intel/ep20k200fc484-3

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Table 2. Additiona	al APEX 20K De	vice Features	Note (1)			
Feature	EP20K300E	EP20K400	EP20K400E	EP20K600E	EP20K1000E	EP20K1500E
Maximum system gates	728,000	1,052,000	1,052,000	1,537,000	1,772,000	2,392,000
Typical gates	300,000	400,000	400,000	600,000	1,000,000	1,500,000
LEs	11,520	16,640	16,640	24,320	38,400	51,840
ESBs	72	104	104	152	160	216
Maximum RAM bits	147,456	212,992	212,992	311,296	327,680	442,368
Maximum macrocells	1,152	1,664	1,664	2,432	2,560	3,456
Maximum user I/O pins	408	502	488	588	708	808

Note to Tables 1 and 2:

 The embedded IEEE Std. 1149.1 Joint Test Action Group (JTAG) boundary-scan circuitry contributes up to 57,000 additional gates.

Additional Features

- Designed for low-power operation
 - 1.8-V and 2.5-V supply voltage (see Table 3)
 - MultiVolt[™] I/O interface support to interface with 1.8-V, 2.5-V, 3.3-V, and 5.0-V devices (see Table 3)
 - ESB offering programmable power-saving mode

Table 3. APEX 20K Supply Voltages							
Feature	Device						
	EP20K100 EP20K200 EP20K400	EP20K30E EP20K60E EP20K100E EP20K160E EP20K200E EP20K300E EP20K400E EP20K600E EP20K1000E EP20K1500E					
Internal supply voltage (V _{CCINT})	2.5 V	1.8 V					
MultiVolt I/O interface voltage levels (V _{CCIO})	2.5 V, 3.3 V, 5.0 V	1.8 V, 2.5 V, 3.3 V, 5.0 V (1)					

Note to Table 3:

(1) APEX 20KE devices can be 5.0-V tolerant by using an external resistor.

Functional Description

APEX 20K devices incorporate LUT-based logic, product-term-based logic, and memory into one device. Signal interconnections within APEX 20K devices (as well as to and from device pins) are provided by the FastTrack[®] Interconnect—a series of fast, continuous row and column channels that run the entire length and width of the device.

Each I/O pin is fed by an I/O element (IOE) located at the end of each row and column of the FastTrack Interconnect. Each IOE contains a bidirectional I/O buffer and a register that can be used as either an input or output register to feed input, output, or bidirectional signals. When used with a dedicated clock pin, these registers provide exceptional performance. IOEs provide a variety of features, such as 3.3-V, 64-bit, 66-MHz PCI compliance; JTAG BST support; slew-rate control; and tri-state buffers. APEX 20KE devices offer enhanced I/O support, including support for 1.8-V I/O, 2.5-V I/O, LVCMOS, LVTTL, LVPECL, 3.3-V PCI, PCI-X, LVDS, GTL+, SSTL-2, SSTL-3, HSTL, CTT, and 3.3-V AGP I/O standards.

The ESB can implement a variety of memory functions, including CAM, RAM, dual-port RAM, ROM, and FIFO functions. Embedding the memory directly into the die improves performance and reduces die area compared to distributed-RAM implementations. Moreover, the abundance of cascadable ESBs ensures that the APEX 20K device can implement multiple wide memory blocks for high-density designs. The ESB's high speed ensures it can implement small memory blocks without any speed penalty. The abundance of ESBs ensures that designers can create as many different-sized memory blocks as the system requires. Figure 1 shows an overview of the APEX 20K device.





Figure 6. APEX 20K Carry Chain

Normal Mode

The normal mode is suitable for general logic applications, combinatorial functions, or wide decoding functions that can take advantage of a cascade chain. In normal mode, four data inputs from the LAB local interconnect and the carry-in are inputs to a four-input LUT. The Quartus II software Compiler automatically selects the carry-in or the DATA3 signal as one of the inputs to the LUT. The LUT output can be combined with the cascade-in signal to form a cascade chain through the cascade-out signal. LEs in normal mode support packed registers.

Arithmetic Mode

The arithmetic mode is ideal for implementing adders, accumulators, and comparators. An LE in arithmetic mode uses two 3-input LUTs. One LUT computes a three-input function; the other generates a carry output. As shown in Figure 8, the first LUT uses the carry-in signal and two data inputs from the LAB local interconnect to generate a combinatorial or registered output. For example, when implementing an adder, this output is the sum of three signals: DATA1, DATA2, and carry-in. The second LUT uses the same three signals to generate a carry-out signal, thereby creating a carry chain. The arithmetic mode also supports simultaneous use of the cascade chain. LEs in arithmetic mode can drive out registered and unregistered versions of the LUT output.

The Quartus II software implements parameterized functions that use the arithmetic mode automatically where appropriate; the designer does not need to specify how the carry chain will be used.

Counter Mode

The counter mode offers clock enable, counter enable, synchronous up/down control, synchronous clear, and synchronous load options. The counter enable and synchronous up/down control signals are generated from the data inputs of the LAB local interconnect. The synchronous clear and synchronous load options are LAB-wide signals that affect all registers in the LAB. Consequently, if any of the LEs in an LAB use the counter mode, other LEs in that LAB must be used as part of the same counter or be used for a combinatorial function. The Quartus II software automatically places any registers that are not used by the counter into other LABs.

Figure 13. Product-Term Logic in ESB



Note to Figure 13:

(1) APEX 20KE devices have four dedicated clocks.

Macrocells

APEX 20K macrocells can be configured individually for either sequential or combinatorial logic operation. The macrocell consists of three functional blocks: the logic array, the product-term select matrix, and the programmable register.

Combinatorial logic is implemented in the product terms. The productterm select matrix allocates these product terms for use as either primary logic inputs (to the OR and XOR gates) to implement combinatorial functions, or as parallel expanders to be used to increase the logic available to another macrocell. One product term can be inverted; the Quartus II software uses this feature to perform DeMorgan's inversion for more efficient implementation of wide OR functions. The Quartus II software Compiler can use a NOT-gate push-back technique to emulate an asynchronous preset. Figure 14 shows the APEX 20K macrocell.



Figure 14. APEX 20K Macrocell

For registered functions, each macrocell register can be programmed individually to implement D, T, JK, or SR operation with programmable clock control. The register can be bypassed for combinatorial operation. During design entry, the designer specifies the desired register type; the Quartus II software then selects the most efficient register operation for each registered function to optimize resource utilization. The Quartus II software or other synthesis tools can also select the most efficient register operation automatically when synthesizing HDL designs.

Each programmable register can be clocked by one of two ESB-wide clocks. The ESB-wide clocks can be generated from device dedicated clock pins, global signals, or local interconnect. Each clock also has an associated clock enable, generated from the local interconnect. The clock and clock enable signals are related for a particular ESB; any macrocell using a clock also uses the associated clock enable.

If both the rising and falling edges of a clock are used in an ESB, both ESB-wide clock signals are used.

The programmable register also supports an asynchronous clear function. Within the ESB, two asynchronous clears are generated from global signals and the local interconnect. Each macrocell can either choose between the two asynchronous clear signals or choose to not be cleared. Either of the two clear signals can be inverted within the ESB. Figure 15 shows the ESB control logic when implementing product-terms.



Figure 15. ESB Product-Term Mode Control Logic

(1) APEX 20KE devices have four dedicated clocks.

Parallel Expanders

Parallel expanders are unused product terms that can be allocated to a neighboring macrocell to implement fast, complex logic functions. Parallel expanders allow up to 32 product terms to feed the macrocell OR logic directly, with two product terms provided by the macrocell and 30 parallel expanders provided by the neighboring macrocells in the ESB.

The Quartus II software Compiler can allocate up to 15 sets of up to two parallel expanders per set to the macrocells automatically. Each set of two parallel expanders incurs a small, incremental timing delay. Figure 16 shows the APEX 20K parallel expanders.



Figure 22. ESB in Single-Port Mode Note (1)

Notes to Figure 22:

All registers can be asynchronously cleared by ESB local interconnect signals, global signals, or the chip-wide reset.
APEX 20KE devices have four dedicated clocks.

Content-Addressable Memory

In APEX 20KE devices, the ESB can implement CAM. CAM can be thought of as the inverse of RAM. When read, RAM outputs the data for a given address. Conversely, CAM outputs an address for a given data word. For example, if the data FA12 is stored in address 14, the CAM outputs 14 when FA12 is driven into it.

CAM is used for high-speed search operations. When searching for data within a RAM block, the search is performed serially. Thus, finding a particular data word can take many cycles. CAM searches all addresses in parallel and outputs the address storing a particular word. When a match is found, a match flag is set high. Figure 23 shows the CAM block diagram.

Each IOE drives a row, column, MegaLAB, or local interconnect when used as an input or bidirectional pin. A row IOE can drive a local, MegaLAB, row, and column interconnect; a column IOE can drive the column interconnect. Figure 27 shows how a row IOE connects to the interconnect.



Table 18. A	Table 18. APEX 20KE Clock Input & Output Parameters (Part 1 of 2) Note (1)							
Symbol	Parameter	I/O Standard -1X Speed Gra		ed Grade	e -2X Speed Grade		Units	
			Min	Max	Min	Max		
f _{VCO} (4)	Voltage controlled oscillator operating range		200	500	200	500	MHz	
f _{CLOCK0}	Clock0 PLL output frequency for internal use		1.5	335	1.5	200	MHz	
f _{CLOCK1}	Clock1 PLL output frequency for internal use		20	335	20	200	MHz	
f _{CLOCK0_EXT}	Output clock frequency for	3.3-V LVTTL	1.5	245	1.5	226	MHz	
	external clock0 output	2.5-V LVTTL	1.5	234	1.5	221	MHz	
		1.8-V LVTTL	1.5	223	1.5	216	MHz	
		GTL+	1.5	205	1.5	193	MHz	
		SSTL-2 Class I	1.5	158	1.5	157	MHz	
		SSTL-2 Class II	1.5	142	1.5	142	MHz	
		SSTL-3 Class I	1.5	166	1.5	162	MHz	
		SSTL-3 Class II	1.5	149	1.5	146	MHz	
		LVDS	1.5	420	1.5	350	MHz	
f _{CLOCK1_EXT}	Output clock frequency for	3.3-V LVTTL	20	245	20	226	MHz	
	external clock1 output	2.5-V LVTTL	20	234	20	221	MHz	
		1.8-V LVTTL	20	223	20	216	MHz	
		GTL+	20	205	20	193	MHz	
		SSTL-2 Class I	20	158	20	157	MHz	
		SSTL-2 Class II	20	142	20	142	MHz	
		SSTL-3 Class I	20	166	20	162	MHz	
		SSTL-3 Class II	20	149	20	146	MHz	
		LVDS	20	420	20	350	MHz	



Figure 40. Synchronous Bidirectional Pin External Timing

Notes to Figure 40:

- (1) The output enable and input registers are LE registers in the LAB adjacent to a bidirectional row pin. The output enable register is set with "Output Enable Routing= Signal-Pin" option in the Quartus II software.
- (2) The LAB adjacent input register is set with "Decrease Input Delay to Internal Cells= Off". This maintains a zero hold time for lab adjacent registers while giving a fast, position independent setup time. A faster setup time with zero hold time is possible by setting "Decrease Input Delay to Internal Cells= ON" and moving the input register farther away from the bidirectional pin. The exact position where zero hold occurs with the minimum setup time, varies with device density and speed grade.

Table 31 describes the f_{MAX} timing parameters shown in Figure 36 on page 68.

Table 31. APEX 20K f _{MAX} Timing Parameters (Part 1 of 2)						
Symbol	Symbol Parameter					
t _{SU}	LE register setup time before clock					
t _H	LE register hold time after clock					
t _{CO}	LE register clock-to-output delay					
t _{LUT}	LUT delay for data-in					
t _{ESBRC}	ESB Asynchronous read cycle time					
t _{ESBWC}	ESB Asynchronous write cycle time					
t _{ESBWESU}	ESB WE setup time before clock when using input register					
t _{ESBDATASU}	ESB data setup time before clock when using input register					
t _{ESBDATAH}	ESB data hold time after clock when using input register					
t _{ESBADDRSU}	ESB address setup time before clock when using input registers					
t _{ESBDATACO1}	ESB clock-to-output delay when using output registers					

Note to Tables 32 and 33:

(1) These timing parameters are sample-tested only.

Tables 34 through 37 show APEX 20KE LE, ESB, routing, and functional timing microparameters for the f_{MAX} timing model.

Table 34. APEX 20KE LE Timing Microparameters					
Symbol Parameter					
t _{SU}	LE register setup time before clock				
t _H	LE register hold time after clock				
t _{CO}	LE register clock-to-output delay				
t _{LUT}	LUT delay for data-in to data-out				

Table 35. APEX 20KE ESB Timing Microparameters					
Symbol	Parameter				
t _{ESBARC}	ESB Asynchronous read cycle time				
t _{ESBSRC}	ESB Synchronous read cycle time				
t _{ESBAWC}	ESB Asynchronous write cycle time				
t _{ESBSWC}	ESB Synchronous write cycle time				
t _{ESBWASU}	ESB write address setup time with respect to WE				
t _{ESBWAH}	ESB write address hold time with respect to WE				
t _{ESBWDSU}	ESB data setup time with respect to WE				
t _{ESBWDH}	ESB data hold time with respect to WE				
t _{ESBRASU}	ESB read address setup time with respect to RE				
t _{ESBRAH}	ESB read address hold time with respect to RE				
t _{ESBWESU}	ESB WE setup time before clock when using input register				
t _{ESBWEH}	ESB WE hold time after clock when using input register				
t _{ESBDATASU}	ESB data setup time before clock when using input register				
t _{ESBDATAH}	ESB data hold time after clock when using input register				
t _{ESBWADDRSU}	ESB write address setup time before clock when using input				
	registers				
t _{ESBRADDRSU}	ESB read address setup time before clock when using input				
	registers				
t _{ESBDATACO1}	ESB clock-to-output delay when using output registers				
t _{ESBDATACO2}	ESB clock-to-output delay without output registers				
t _{ESBDD}	ESB data-in to data-out delay for RAM mode				
t _{PD}	ESB Macrocell input to non-registered output				
t PTERMSU	ESB Macrocell register setup time before clock				
t _{PTEBMCO}	ESB Macrocell register clock-to-output delay				

Table 36. APEX 20KE Routing Timing Microparameters Note (1)					
Symbol	Parameter				
t _{F1-4}	Fanout delay using Local Interconnect				
t _{F5-20}	Fanout delay estimate using MegaLab Interconnect				
t _{F20+}	Fanout delay estimate using FastTrack Interconnect				

Note to Table 36:

 These parameters are worst-case values for typical applications. Post-compilation timing simulation and timing analysis are required to determine actual worst-case performance.

Table 37. APEX ZUKE FUNCTIONAL TIMING MICROPARAMETERS				
Symbol	Parameter			
ТСН	Minimum clock high time from clock pin			
TCL	Minimum clock low time from clock pin			
TCLRP	LE clear Pulse Width			
TPREP	LE preset pulse width			
TESBCH	Clock high time for ESB			
TESBCL	Clock low time for ESB			
TESBWP	Write pulse width			
TESBRP	Read pulse width			

Table 37. APEX 20KE Functional Timing Microparameters

Tables 38 and 39 describe the APEX 20KE external timing parameters.

Table 38. APEX 20KE External Timing Parameters Note (1)							
Symbol	Clock Parameter Conditions						
t _{INSU}	Setup time with global clock at IOE input register	Setup time with global clock at IOE input register					
t _{INH}	Hold time with global clock at IOE input register						
t _{оитсо}	Clock-to-output delay with global clock at IOE output register C1 = 10 pF						
t _{INSUPLL}	Setup time with PLL clock at IOE input register						
t _{INHPLL}	Hold time with PLL clock at IOE input register						
t _{OUTCOPLL}	Clock-to-output delay with PLL clock at IOE output register	C1 = 10 pF					

Table 52. EP20K30E Minimum Pulse Width Timing Parameters								
Symbol	-	-1		-1 -2		-3	Unit	
	Min	Max	Min	Мах	Min	Max		
t _{CH}	0.55		0.78		1.15		ns	
t _{CL}	0.55		0.78		1.15		ns	
t _{CLRP}	0.22		0.31		0.46		ns	
t _{PREP}	0.22		0.31		0.46		ns	
t _{ESBCH}	0.55		0.78		1.15		ns	
t _{ESBCL}	0.55		0.78		1.15		ns	
t _{ESBWP}	1.43		2.01		2.97		ns	
t _{ESBRP}	1.15		1.62		2.39		ns	

Table 53. EP20K30E External Timing Parameters								
Symbol	ymbol -1		-1 -2		-3		Unit	
	Min	Max	Min	Max	Min	Max		
t _{INSU}	2.02		2.13		2.24		ns	
t _{INH}	0.00		0.00		0.00		ns	
t _{outco}	2.00	4.88	2.00	5.36	2.00	5.88	ns	
t _{INSUPLL}	2.11		2.23		-		ns	
t _{INHPLL}	0.00		0.00		-		ns	
t _{outcopll}	0.50	2.60	0.50	2.88	-	-	ns	

Table 54. EP20K30E External Bidirectional Timing Parameters										
Symbol	-1		-2		-3		Unit			
	Min	Max	Min	Max	Min	Max				
t _{insubidir}	1.85		1.77		1.54		ns			
t _{inhbidir}	0.00		0.00		0.00		ns			
t _{outcobidir}	2.00	4.88	2.00	5.36	2.00	5.88	ns			
t _{XZBIDIR}		7.48		8.46		9.83	ns			
t _{ZXBIDIR}		7.48		8.46		9.83	ns			
t _{insubidirpll}	4.12		4.24		-		ns			
t _{inhbidirpll}	0.00		0.00		-		ns			
t _{outcobidirpll}	0.50	2.60	0.50	2.88	-	-	ns			
t _{xzbidirpll}		5.21		5.99		-	ns			
t _{ZXBIDIRPLL}		5.21		5.99		-	ns			

Tables 55 through 60 describe f_{MAX} LE Timing Microparameters, f_{MAX} ESB Timing Microparameters, f_{MAX} Routing Delays, Minimum Pulse Width Timing Parameters, External Timing Parameters, and External Bidirectional Timing Parameters for EP20K60E APEX 20KE devices.

Table 55. EP20K60E f _{MAX} LE Timing Microparameters												
Symbol		-1		-2		-3						
	Min	Max	Min	Max	Min	Max						
t _{SU}	0.17		0.15		0.16		ns					
t _H	0.32		0.33		0.39		ns					
t _{CO}		0.29		0.40		0.60	ns					
t _{LUT}		0.77		1.07		1.59	ns					

Table 64. EP2	Table 64. EP20K100E Minimum Pulse Width Timing Parameters											
Symbol	-	-1		2	-:	3	Unit					
	Min	Max	Min	Max	Min	Max						
t _{CH}	2.00		2.00		2.00		ns					
t _{CL}	2.00		2.00		2.00		ns					
t _{CLRP}	0.20		0.20		0.20		ns					
t _{PREP}	0.20		0.20		0.20		ns					
t _{ESBCH}	2.00		2.00		2.00		ns					
t _{ESBCL}	2.00		2.00		2.00		ns					
t _{ESBWP}	1.29		1.53		1.66		ns					
t _{ESBRP}	1.11		1.29		1.41		ns					

Table 65. EP2	Table 65. EP20K100E External Timing Parameters												
Symbol	-	1		-2	-3	}	Unit						
	Min	Max	Min	Max	Min	Max							
t _{INSU}	2.23		2.32		2.43		ns						
t _{INH}	0.00		0.00		0.00		ns						
t _{outco}	2.00	4.86	2.00	5.35	2.00	5.84	ns						
t _{INSUPLL}	1.58		1.66		-		ns						
t _{INHPLL}	0.00		0.00		-		ns						
t _{outcopll}	0.50	2.96	0.50	3.29	-	-	ns						

Table 66. EP20K100E External Bidirectional Timing Parameters										
Symbol	-1		-	-2		-3	Unit			
	Min	Max	Min	Max	Min	Max				
t _{insubidir}	2.74		2.96		3.19		ns			
t _{inhbidir}	0.00		0.00		0.00		ns			
t _{outcobidir}	2.00	4.86	2.00	5.35	2.00	5.84	ns			
t _{XZBIDIR}		5.00		5.48		5.89	ns			
t _{ZXBIDIR}		5.00		5.48		5.89	ns			
t _{insubidirpll}	4.64		5.03		-		ns			
t _{inhbidirpll}	0.00		0.00		-		ns			
t _{outcobidirpll}	0.50	2.96	0.50	3.29	-	-	ns			
t _{xzbidirpll}		3.10		3.42		-	ns			
t _{ZXBIDIRPLL}		3.10		3.42		-	ns			

Table 92. EP20k	600E f _{MAX} ES	B Timing Micr	oparameters				
Symbol	-1 Spee	ed Grade	-2 Spe	ed Grade	-3 Spee	d Grade	Unit
	Min	Max	Min	Max	Min	Max	
t _{ESBARC}		1.67		2.39		3.11	ns
t _{ESBSRC}		2.27		3.07		3.86	ns
t _{ESBAWC}		3.19		4.56		5.93	ns
t _{ESBSWC}		3.51		4.62		5.72	ns
t _{ESBWASU}	1.46		2.08		2.70		ns
t _{ESBWAH}	0.00		0.00		0.00		ns
t _{ESBWDSU}	1.60		2.29		2.97		ns
t _{ESBWDH}	0.00		0.00		0.00		ns
t _{ESBRASU}	1.61		2.30		2.99		ns
t _{ESBRAH}	0.00		0.00		0.00		ns
t _{ESBWESU}	1.49		2.30		3.11		ns
t _{ESBWEH}	0.00		0.00		0.00		ns
t _{ESBDATASU}	-0.01		0.35		0.71		ns
t _{ESBDATAH}	0.13		0.13		0.13		ns
t _{ESBWADDRSU}	0.19		0.62		1.06		ns
t _{ESBRADDRSU}	0.25		0.71		1.17		ns
t _{ESBDATACO1}		1.01		1.19		1.37	ns
t _{ESBDATACO2}		2.18		3.12		4.05	ns
t _{ESBDD}		3.19		4.56		5.93	ns
t _{PD}		1.57		2.25		2.92	ns
t _{PTERMSU}	0.85		1.43		2.01		ns
t _{PTERMCO}		1.03		1.21		1.39	ns

Table 93. EP20K600E f _{MAX} Routing Delays											
Symbol	-1 Spe	ed Grade	-2 Spec	ed Grade	-3 Spee	ed Grade	Unit				
	Min	Max	Min	Max	Min	Max					
t _{F1-4}		0.22		0.25		0.26	ns				
t _{F5-20}		1.26		1.39		1.52	ns				
t _{F20+}		3.51		3.88		4.26	ns				

APEX 20K Programmable Logic Device Family Data Sheet

Table 99. EP20K1000E f _{MAX} Routing Delays											
Symbol	-1 Spe	ed Grade	-2 Spe	ed Grade	-3 Spee	d Grade	Unit				
	Min	Max	Min	Max	Min	Max					
t _{F1-4}		0.27		0.27		0.27	ns				
t _{F5-20}		1.45		1.63		1.75	ns				
t _{F20+}		4.15		4.33		4.97	ns				

Table 100. El	Table 100. EP20K1000E Minimum Pulse Width Timing Parameters											
Symbol	-1 Spee	d Grade	-2 Spee	ed Grade	-3 Speed	l Grade	Unit					
	Min	Max	Min	Max	Min	Max						
t _{CH}	1.25		1.43		1.67		ns					
t _{CL}	1.25		1.43		1.67		ns					
t _{CLRP}	0.20		0.20		0.20		ns					
t _{PREP}	0.20		0.20		0.20		ns					
t _{ESBCH}	1.25		1.43		1.67		ns					
t _{ESBCL}	1.25		1.43		1.67		ns					
t _{ESBWP}	1.28		1.51		1.65		ns					
t _{ESBRP}	1.11		1.29		1.41		ns					

Table 101. EF	Table 101. EP20K1000E External Timing Parameters												
Symbol	ymbol -1 Speed Gr		-2 Spec	ed Grade	-3 Spee	d Grade	Unit						
	Min	Max	Min	Max	Min	Max							
t _{INSU}	2.70		2.84		2.97		ns						
t _{INH}	0.00		0.00		0.00		ns						
t _{outco}	2.00	5.75	2.00	6.33	2.00	6.90	ns						
t _{INSUPLL}	1.64		2.09		-		ns						
t _{INHPLL}	0.00		0.00		-		ns						
t _{outcopll}	0.50	2.25	0.50	2.99	-	-	ns						

Table 102. EP20K1	Table 102. EP20K1000E External Bidirectional Timing Parameters										
Symbol	-1 Speed Grade		-2 Spee	d Grade	-3 Spec	Unit					
	Min	Max	Min	Max	Min	Max					
t _{insubidir}	3.22		3.33		3.51		ns				
t _{inhbidir}	0.00		0.00		0.00		ns				
toutcobidir	2.00	5.75	2.00	6.33	2.00	6.90	ns				
t _{XZBIDIR}		6.31		7.09		7.76	ns				
t _{ZXBIDIR}		6.31		7.09		7.76	ns				
t _{INSUBIDIRPL} L	3.25		3.26				ns				
t _{inhbidirpll}	0.00		0.00				ns				
t _{outcobidirpll}	0.50	2.25	0.50	2.99			ns				
t _{XZBIDIRPLL}		2.81		3.80			ns				
t _{ZXBIDIRPLL}		2.81		3.80			ns				

Tables 103 through 108 describe f_{MAX} LE Timing Microparameters, f_{MAX} ESB Timing Microparameters, f_{MAX} Routing Delays, Minimum Pulse Width Timing Parameters, External Timing Parameters, and External Bidirectional Timing Parameters for EP20K1500E APEX 20KE devices.

Table 103. EP20K1500E f _{MAX} LE Timing Microparameters											
Symbol	-1 Spee	d Grade	-2 Speed Grade		-3 Spee	d Grade	Unit				
	Min	Max	Min	Max	Min	Max					
t _{SU}	0.25		0.25		0.25		ns				
t _H	0.25		0.25		0.25		ns				
t _{CO}		0.28		0.32		0.33	ns				
t _{LUT}		0.80		0.95		1.13	ns				

Т

Table 106. EP20K1500E Minimum Pulse Width Timing Parameters												
Symbol	-1 Speed Grade		-2 Speed Grade		-3 Speed Grade		Unit					
	Min	Max	Min	Max	Min	Max						
t _{CH}	1.25		1.43		1.67		ns					
t _{CL}	1.25		1.43		1.67		ns					
t _{CLRP}	0.20		0.20		0.20		ns					
t _{PREP}	0.20		0.20		0.20		ns					
t _{ESBCH}	1.25		1.43		1.67		ns					
t _{ESBCL}	1.25		1.43		1.67		ns					
t _{ESBWP}	1.28		1.51		1.65		ns					
t _{ESBRP}	1.11		1.29		1.41		ns					

Table 107. EP20K1500E External Timing Parameters											
Symbol	-1 Speed Grade		-2 Speed Grade		-3 Speed Grade		Unit				
	Min	Max	Min	Max	Min	Max					
t _{INSU}	3.09		3.30		3.58		ns				
t _{INH}	0.00		0.00		0.00		ns				
tоитсо	2.00	6.18	2.00	6.81	2.00	7.36	ns				
tINSUPLL	1.94		2.08		-		ns				
t _{INHPLL}	0.00		0.00		-		ns				
t outcopll	0.50	2.67	0.50	2.99	-	-	ns				