# E·XFL

## Intel - EP20K200RC240-1N Datasheet



Welcome to E-XFL.COM

### Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

### Details

Product Status	Obsolete
Number of LABs/CLBs	832
Number of Logic Elements/Cells	8320
Total RAM Bits	106496
Number of I/O	174
Number of Gates	526000
Voltage - Supply	2.375V ~ 2.625V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	240-BFQFP Exposed Pad
Supplier Device Package	240-RQFP (32x32)
Purchase URL	https://www.e-xfl.com/product-detail/intel/ep20k200rc240-1n

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

- Flexible clock management circuitry with up to four phase-locked loops (PLLs)
  - Built-in low-skew clock tree
  - Up to eight global clock signals
  - ClockLock<sup>®</sup> feature reducing clock delay and skew
  - ClockBoost<sup>®</sup> feature providing clock multiplication and division
  - ClockShift<sup>TM</sup> programmable clock phase and delay shifting
- Powerful I/O features
  - Compliant with peripheral component interconnect Special Interest Group (PCI SIG) PCI Local Bus Specification, Revision 2.2 for 3.3-V operation at 33 or 66 MHz and 32 or 64 bits
  - Support for high-speed external memories, including DDR SDRAM and ZBT SRAM (ZBT is a trademark of Integrated Device Technology, Inc.)
  - Bidirectional I/O performance  $(t_{CO} + t_{SU})$  up to 250 MHz
  - LVDS performance up to 840 Mbits per channel
  - Direct connection from I/O pins to local interconnect providing fast t<sub>CO</sub> and t<sub>SU</sub> times for complex logic
  - MultiVolt I/O interface support to interface with 1.8-V, 2.5-V, 3.3-V, and 5.0-V devices (see Table 3)
  - Programmable clamp to V<sub>CCIO</sub>
  - Individual tri-state output enable control for each pin
  - Programmable output slew-rate control to reduce switching noise
  - Support for advanced I/O standards, including low-voltage differential signaling (LVDS), LVPECL, PCI-X, AGP, CTT, stubseries terminated logic (SSTL-3 and SSTL-2), Gunning transceiver logic plus (GTL+), and high-speed terminated logic (HSTL Class I)
  - Pull-up on I/O pins before and during configuration
- Advanced interconnect structure
  - Four-level hierarchical FastTrack<sup>®</sup> Interconnect structure providing fast, predictable interconnect delays
  - Dedicated carry chain that implements arithmetic functions such as fast adders, counters, and comparators (automatically used by software tools and megafunctions)
  - Dedicated cascade chain that implements high-speed, high-fan-in logic functions (automatically used by software tools and megafunctions)
  - Interleaved local interconnect allows one LE to drive 29 other LEs through the fast local interconnect
- Advanced packaging options
  - Available in a variety of packages with 144 to 1,020 pins (see Tables 4 through 7)
  - FineLine BGA<sup>®</sup> packages maximize board space efficiency
- Advanced software support
  - Software design support and automatic place-and-route provided by the Altera<sup>®</sup> Quartus<sup>®</sup> II development system for

Feature	APEX 20K Devices	APFX 20KF Devices
32/64-Bit, 33-MHz PCI	grades	Full compliance in -1, -2 speed grades
32/64-Bit, 66-MHz PCI	-	Full compliance in -1 speed grade
MultiVolt I/O	2.5-V or 3.3-V V <sub>CCIO</sub>	1.8-V, 2.5-V, or 3.3-V V <sub>CCIO</sub>
	V <sub>CCIO</sub> selected for device	V <sub>CCIO</sub> selected block-by-block
	Certain devices are 5.0-V tolerant	5.0-V tolerant with use of external resistor
ClockLock support	Clock delay reduction	Clock delay reduction
	2× and 4× clock multiplication	$m/(n \times v)$ or $m/(n \times k)$ clock multiplication
		Drive ClockLock output off-chip
		External clock feedback
		ClockShift
		LVDS support
		Up to four PLLs
		ClockShift, clock phase adjustment
Dedicated clock and input pins	Six	Eight
I/O standard support	2.5-V, 3.3-V, 5.0-V I/O	1.8-V, 2.5-V, 3.3-V, 5.0-V I/O
	3.3-V PCI	2.5-V I/O
	Low-voltage complementary	3.3-V PCI and PCI-X
	metal-oxide semiconductor	3.3-V Advanced Graphics Port (AGP)
	(LVCMOS)	Center tap terminated (CTT)
	Low-voltage transistor-to-transistor	GTL+
	logic (LVTTL)	LVCMOS
		True-LVDS and LVPECL data pins
		(In EP20K300E and larger devices)
		LVDS and LVPECL signaling (in all BGA
		and FineLine BGA devices)
		LVDS and LVPECL data pins up to
		156 Mbps (III - I speed grade devices)
		SSTL-3 Class Land II
Memory support	Dual-port BAM	CAM
	FIFO	Dual-port BAM
	BAM	FIFO
	BOM	BAM
		ROM

# Functional Description

APEX 20K devices incorporate LUT-based logic, product-term-based logic, and memory into one device. Signal interconnections within APEX 20K devices (as well as to and from device pins) are provided by the FastTrack<sup>®</sup> Interconnect—a series of fast, continuous row and column channels that run the entire length and width of the device.

Each I/O pin is fed by an I/O element (IOE) located at the end of each row and column of the FastTrack Interconnect. Each IOE contains a bidirectional I/O buffer and a register that can be used as either an input or output register to feed input, output, or bidirectional signals. When used with a dedicated clock pin, these registers provide exceptional performance. IOEs provide a variety of features, such as 3.3-V, 64-bit, 66-MHz PCI compliance; JTAG BST support; slew-rate control; and tri-state buffers. APEX 20KE devices offer enhanced I/O support, including support for 1.8-V I/O, 2.5-V I/O, LVCMOS, LVTTL, LVPECL, 3.3-V PCI, PCI-X, LVDS, GTL+, SSTL-2, SSTL-3, HSTL, CTT, and 3.3-V AGP I/O standards.

The ESB can implement a variety of memory functions, including CAM, RAM, dual-port RAM, ROM, and FIFO functions. Embedding the memory directly into the die improves performance and reduces die area compared to distributed-RAM implementations. Moreover, the abundance of cascadable ESBs ensures that the APEX 20K device can implement multiple wide memory blocks for high-density designs. The ESB's high speed ensures it can implement small memory blocks without any speed penalty. The abundance of ESBs ensures that designers can create as many different-sized memory blocks as the system requires. Figure 1 shows an overview of the APEX 20K device.



### LE Operating Modes

The APEX 20K LE can operate in one of the following three modes:

- Normal mode
- Arithmetic mode
- Counter mode

Each mode uses LE resources differently. In each mode, seven available inputs to the LE—the four data inputs from the LAB local interconnect, the feedback from the programmable register, and the carry-in and cascade-in from the previous LE—are directed to different destinations to implement the desired logic function. LAB-wide signals provide clock, asynchronous clear, asynchronous preset, asynchronous load, synchronous clear, synchronous load, and clock enable control for the register. These LAB-wide signals are available in all LE modes.

The Quartus II software, in conjunction with parameterized functions such as LPM and DesignWare functions, automatically chooses the appropriate mode for common functions such as counters, adders, and multipliers. If required, the designer can also create special-purpose functions that specify which LE operating mode to use for optimal performance. Figure 8 shows the LE operating modes.

### LAB-Wide Normal Mode (1) Clock Enable (2) Carry-In (3) Cascade-In LE-Out data1 data2 PRN 4-Input D Q LUT data3 LE-Out ENA data4 CLRN Cascade-Out LAB-Wide Arithmetic Mode Clock Enable (2) Carry-In Cascade-In LE-Out PRN data1 Q D 3-Input data2 LUT LE-Out ENA CLRN 3-Input LUT Cascade-Out Carry-Out

### Figure 8. APEX 20K LE Operating Modes





### Notes to Figure 8:

- (1) LEs in normal mode support register packing.
- (2) There are two LAB-wide clock enables per LAB.
- (3) When using the carry-in in normal mode, the packed register feature is unavailable.
- (4) A register feedback multiplexer is available on LE1 of each LAB.
- (5) The DATA1 and DATA2 input signals can supply counter enable, up or down control, or register feedback signals for LEs other than the second LE in an LAB.
- (6) The LAB-wide synchronous clear and LAB wide synchronous load affect all registers in an LAB.





# Embedded System Block

The ESB can implement various types of memory blocks, including dual-port RAM, ROM, FIFO, and CAM blocks. The ESB includes input and output registers; the input registers synchronize writes, and the output registers can pipeline designs to improve system performance. The ESB offers a dual-port mode, which supports simultaneous reads and writes at two different clock frequencies. Figure 17 shows the ESB block diagram.







Figure 18. Deep Memory Block Implemented with Multiple ESBs

The ESB implements two forms of dual-port memory: read/write clock mode and input/output clock mode. The ESB can also be used for bidirectional, dual-port memory applications in which two ports read or write simultaneously. To implement this type of dual-port memory, two or four ESBs are used to support two simultaneous reads or writes. This functionality is shown in Figure 19.



For designs that require both a multiplied and non-multiplied clock, the clock trace on the board can be connected to CLK2p. Table 14 shows the combinations supported by the ClockLock and ClockBoost circuitry. The CLK2p pin can feed both the ClockLock and ClockBoost circuitry in the APEX 20K device. However, when both circuits are used, the other clock pin (CLK1p) cannot be used.

Table 14. Multiplication Factor Combinations					
Clock 1	Clock 2				
×1	×1				
×1, ×2	×2				
×1, ×2, ×4	×4				

### APEX 20KE ClockLock Feature

APEX 20KE devices include an enhanced ClockLock feature set. These devices include up to four PLLs, which can be used independently. Two PLLs are designed for either general-purpose use or LVDS use (on devices that support LVDS I/O pins). The remaining two PLLs are designed for general-purpose use. The EP20K200E and smaller devices have two PLLs; the EP20K300E and larger devices have four PLLs.

The following sections describe some of the features offered by the APEX 20KE PLLs.

### External PLL Feedback

The ClockLock circuit's output can be driven off-chip to clock other devices in the system; further, the feedback loop of the PLL can be routed off-chip. This feature allows the designer to exercise fine control over the I/O interface between the APEX 20KE device and another high-speed device, such as SDRAM.

### Clock Multiplication

The APEX 20KE ClockBoost circuit can multiply or divide clocks by a programmable number. The clock can be multiplied by  $m/(n \times k)$  or  $m/(n \times v)$ , where *m* and *k* range from 2 to 160, and *n* and *v* range from 1 to 16. Clock multiplication and division can be used for time-domain multiplexing and other functions, which can reduce design LE requirements.

The APEX 20K device instruction register length is 10 bits. The APEX 20K device USERCODE register length is 32 bits. Tables 20 and 21 show the boundary-scan register length and device IDCODE information for APEX 20K devices.

Table 20. APEX 20K Boundary-Scan Register Length						
Device	Boundary-Scan Register Length					
EP20K30E	420					
EP20K60E	624					
EP20K100	786					
EP20K100E	774					
EP20K160E	984					
EP20K200	1,176					
EP20K200E	1,164					
EP20K300E	1,266					
EP20K400	1,536					
EP20K400E	1,506					
EP20K600E	1,806					
EP20K1000E	2,190					
EP20K1500E	1 (1)					

### Note to Table 20:

(1) This device does not support JTAG boundary scan testing.

TAULE Z T. JZ-DIL APEX ZUK DEVICE IDCODE										
Device	IDCODE (32 Bits) (1)									
	Version (4 Bits)	Part Number (16 Bits)	Manufacturer Identity (11 Bits)	<b>1 (1 Bit)</b> (2)						
EP20K30E	0000	1000 0000 0011 0000	000 0110 1110	1						
EP20K60E	0000	1000 0000 0110 0000	000 0110 1110	1						
EP20K100	0000	0000 0100 0001 0110	000 0110 1110	1						
EP20K100E	0000	1000 0001 0000 0000	000 0110 1110	1						
EP20K160E	0000	1000 0001 0110 0000	000 0110 1110	1						
EP20K200	0000	0000 1000 0011 0010	000 0110 1110	1						
EP20K200E	0000	1000 0010 0000 0000	000 0110 1110	1						
EP20K300E	0000	1000 0011 0000 0000	000 0110 1110	1						
EP20K400	0000	0001 0110 0110 0100	000 0110 1110	1						
EP20K400E	0000	1000 0100 0000 0000	000 0110 1110	1						
EP20K600E	0000	1000 0110 0000 0000	000 0110 1110	1						
EP20K1000E	0000	1001 0000 0000 0000	000 0110 1110	1						

### 11- 04 00 04 4 ~

Notes to Table 21:

The most significant bit (MSB) is on the left. (1)

(2) The IDCODE's least significant bit (LSB) is always 1.

### Figure 31 shows the timing requirements for the JTAG signals.





**Altera Corporation** 

Table 39. APEX 20KE External Bidirectional Timing Parameters Note (1)						
Symbol	Parameter	Conditions				
t <sub>INSUBIDIR</sub>	Setup time for bidirectional pins with global clock at LAB adjacent Input Register					
t <sub>INHBIDIR</sub>	Hold time for bidirectional pins with global clock at LAB adjacent Input Register					
<sup>t</sup> OUTCOBIDIR	Clock-to-output delay for bidirectional pins with global clock at IOE output register	C1 = 10 pF				
t <sub>XZBIDIR</sub>	Synchronous Output Enable Register to output buffer disable delay	C1 = 10 pF				
t <sub>ZXBIDIR</sub>	Synchronous Output Enable Register output buffer enable delay	C1 = 10 pF				
t <sub>INSUBIDIRPLL</sub>	Setup time for bidirectional pins with PLL clock at LAB adjacent Input Register					
t <sub>INHBIDIRPLL</sub>	Hold time for bidirectional pins with PLL clock at LAB adjacent Input Register					
<sup>t</sup> OUTCOBIDIRPLL	Clock-to-output delay for bidirectional pins with PLL clock at IOE output register	C1 = 10 pF				
t <sub>XZBIDIRPLL</sub>	Synchronous Output Enable Register to output buffer disable delay with PLL	C1 = 10 pF				
t <sub>ZXBIDIRPLL</sub>	Synchronous Output Enable Register output buffer enable delay with PLL	C1 = 10 pF				

### Note to Tables 38 and 39:

Г

(1) These timing parameters are sample-tested only.

### Notes to Tables 43 through 48:

- (1) This parameter is measured without using ClockLock or ClockBoost circuits.
- (2) This parameter is measured using ClockLock or ClockBoost circuits.

Tables 49 through 54 describe  $f_{MAX}$  LE Timing Microparameters,  $f_{MAX}$  ESB Timing Microparameters,  $f_{MAX}$  Routing Delays, Minimum Pulse Width Timing Parameters, External Timing Parameters, and External Bidirectional Timing Parameters for EP20K30E APEX 20KE devices.

Table 49. EP20K30E f <sub>MAX</sub> LE Timing Microparameters									
Symbol	-1		-1 -2		-	Unit			
	Min	Max	Min	Max	Min	Max			
t <sub>SU</sub>	0.01		0.02		0.02		ns		
t <sub>H</sub>	0.11		0.16		0.23		ns		
t <sub>CO</sub>		0.32		0.45		0.67	ns		
t <sub>LUT</sub>		0.85		1.20		1.77	ns		

Table 60. EP20K60E External Bidirectional Timing Parameters									
Symbol	-	1	-:	2	-	Unit			
	Min	Max	Min	Max	Min	Max			
t <sub>insubidir</sub>	2.77		2.91		3.11		ns		
t <sub>inhbidir</sub>	0.00		0.00		0.00		ns		
t <sub>outcobidir</sub>	2.00	4.84	2.00	5.31	2.00	5.81	ns		
t <sub>xzbidir</sub>		6.47		7.44		8.65	ns		
t <sub>zxbidir</sub>		6.47		7.44		8.65	ns		
t <sub>insubidirpll</sub>	3.44		3.24		-		ns		
t <sub>inhbidirpll</sub>	0.00		0.00		-		ns		
t <sub>outcobidirpll</sub>	0.50	3.37	0.50	3.69	-	-	ns		
t <sub>XZBIDIRPLL</sub>		5.00		5.82		-	ns		
t <sub>ZXBIDIRPLL</sub>		5.00		5.82		-	ns		

Tables 61 through 66 describe  $f_{MAX}$  LE Timing Microparameters,  $f_{MAX}$  ESB Timing Microparameters,  $f_{MAX}$  Routing Delays, Minimum Pulse Width Timing Parameters, External Timing Parameters, and External Bidirectional Timing Parameters for EP20K100E APEX 20KE devices.

Table 61. EP20K100E f <sub>MAX</sub> LE Timing Microparameters									
Symbol -		-1	1 .		-2		Unit		
	Min	Max	Min	Max	Min	Max			
t <sub>SU</sub>	0.25		0.25		0.25		ns		
t <sub>H</sub>	0.25		0.25		0.25		ns		
t <sub>CO</sub>		0.28		0.28		0.34	ns		
t <sub>LUT</sub>		0.80		0.95		1.13	ns		

Table 62. EP20K100E f <sub>MAX</sub> ESB Timing Microparameters							
Symbol	-	1		-2	-;	3	Unit
	Min	Max	Min	Max	Min	Max	
t <sub>ESBARC</sub>		1.61		1.84		1.97	ns
t <sub>ESBSRC</sub>		2.57		2.97		3.20	ns
t <sub>ESBAWC</sub>		0.52		4.09		4.39	ns
t <sub>ESBSWC</sub>		3.17		3.78		4.09	ns
t <sub>ESBWASU</sub>	0.56		6.41		0.63		ns
t <sub>ESBWAH</sub>	0.48		0.54		0.55		ns
t <sub>ESBWDSU</sub>	0.71		0.80		0.81		ns
t <sub>ESBWDH</sub>	.048		0.54		0.55		ns
t <sub>ESBRASU</sub>	1.57		1.75		1.87		ns
t <sub>ESBRAH</sub>	0.00		0.00		0.20		ns
t <sub>ESBWESU</sub>	1.54		1.72		1.80		ns
t <sub>ESBWEH</sub>	0.00		0.00		0.00		ns
t <sub>ESBDATASU</sub>	-0.16		-0.20		-0.20		ns
t <sub>ESBDATAH</sub>	0.13		0.13		0.13		ns
t <sub>ESBWADDRSU</sub>	0.12		0.08		0.13		ns
t <sub>ESBRADDRSU</sub>	0.17		0.15		0.19		ns
t <sub>ESBDATACO1</sub>		1.20		1.39		1.52	ns
t <sub>ESBDATACO2</sub>		2.54		2.99		3.22	ns
t <sub>ESBDD</sub>		3.06		3.56		3.85	ns
t <sub>PD</sub>		1.73		2.02		2.20	ns
t <sub>PTERMSU</sub>	1.11		1.26		1.38		ns
t <sub>PTERMCO</sub>		1.19		1.40		1.08	ns

Table 63. EP20K100E f <sub>MAX</sub> Routing Delays									
Symbol		-1		-2		-3			
	Min	Max	Min	Max	Min	Max			
t <sub>F1-4</sub>		0.24		0.27		0.29	ns		
t <sub>F5-20</sub>		1.04		1.26		1.52	ns		
t <sub>F20+</sub>		1.12		1.36		1.86	ns		

Table 64. EP20K100E Minimum Pulse Width Timing Parameters									
Symbol	-	1	-	-2		-3			
	Min	Max	Min	Max	Min	Max			
t <sub>CH</sub>	2.00		2.00		2.00		ns		
t <sub>CL</sub>	2.00		2.00		2.00		ns		
t <sub>CLRP</sub>	0.20		0.20		0.20		ns		
t <sub>PREP</sub>	0.20		0.20		0.20		ns		
t <sub>ESBCH</sub>	2.00		2.00		2.00		ns		
t <sub>ESBCL</sub>	2.00		2.00		2.00		ns		
t <sub>ESBWP</sub>	1.29		1.53		1.66		ns		
t <sub>ESBRP</sub>	1.11		1.29		1.41		ns		

Table 65. EP20K100E External Timing Parameters												
Symbol	)l -1			-2	-3	-3						
	Min	Max	Min	Max	Min	Max						
t <sub>INSU</sub>	2.23		2.32		2.43		ns					
t <sub>INH</sub>	0.00		0.00		0.00		ns					
t <sub>outco</sub>	2.00	4.86	2.00	5.35	2.00	5.84	ns					
t <sub>INSUPLL</sub>	1.58		1.66		-		ns					
t <sub>INHPLL</sub>	0.00		0.00		-		ns					
t <sub>outcopll</sub>	0.50	2.96	0.50	3.29	-	-	ns					

Table 66. EP20K100E External Bidirectional Timing Parameters											
Symbol	-	1	-	2	-	Unit					
	Min	Max	Min	Max	Min	Max					
t <sub>insubidir</sub>	2.74		2.96		3.19		ns				
t <sub>inhbidir</sub>	0.00		0.00		0.00		ns				
t <sub>outcobidir</sub>	2.00	4.86	2.00	5.35	2.00	5.84	ns				
t <sub>XZBIDIR</sub>		5.00		5.48		5.89	ns				
t <sub>ZXBIDIR</sub>		5.00		5.48		5.89	ns				
t <sub>insubidirpll</sub>	4.64		5.03		-		ns				
t <sub>inhbidirpll</sub>	0.00		0.00		-		ns				
t <sub>outcobidirpll</sub>	0.50	2.96	0.50	3.29	-	-	ns				
t <sub>xzbidirpll</sub>		3.10		3.42		-	ns				
t <sub>ZXBIDIRPLL</sub>		3.10		3.42		-	ns				

Table 80. EP20K300E f <sub>MAX</sub> ESB Timing Microparameters										
Symbol	-	1		-2		-3				
	Min	Max	Min	Max	Min	Max				
t <sub>ESBARC</sub>		1.79		2.44		3.25	ns			
t <sub>ESBSRC</sub>		2.40		3.12		4.01	ns			
t <sub>ESBAWC</sub>		3.41		4.65		6.20	ns			
t <sub>ESBSWC</sub>		3.68		4.68		5.93	ns			
t <sub>ESBWASU</sub>	1.55		2.12		2.83		ns			
t <sub>ESBWAH</sub>	0.00		0.00		0.00		ns			
t <sub>ESBWDSU</sub>	1.71		2.33		3.11		ns			
t <sub>ESBWDH</sub>	0.00		0.00		0.00		ns			
t <sub>ESBRASU</sub>	1.72		2.34		3.13		ns			
t <sub>ESBRAH</sub>	0.00		0.00		0.00		ns			
t <sub>ESBWESU</sub>	1.63		2.36		3.28		ns			
t <sub>ESBWEH</sub>	0.00		0.00		0.00		ns			
t <sub>ESBDATASU</sub>	0.07		0.39		0.80		ns			
t <sub>ESBDATAH</sub>	0.13		0.13		0.13		ns			
t <sub>ESBWADDRSU</sub>	0.27		0.67		1.17		ns			
t <sub>ESBRADDRSU</sub>	0.34		0.75		1.28		ns			
t <sub>ESBDATACO1</sub>		1.03		1.20		1.40	ns			
t <sub>ESBDATACO2</sub>		2.33		3.18		4.24	ns			
t <sub>ESBDD</sub>		3.41		4.65		6.20	ns			
t <sub>PD</sub>		1.68		2.29		3.06	ns			
t <sub>PTERMSU</sub>	0.96		1.48		2.14		ns			
t <sub>PTERMCO</sub>		1.05		1.22		1.42	ns			

Table 81. EP20K300E f <sub>MAX</sub> Routing Delays											
Symbol		-1	-2		-3		Unit				
	Min	Max	Min	Max	Min	Max					
t <sub>F1-4</sub>		0.22		0.24		0.26	ns				
t <sub>F5-20</sub>		1.33		1.43		1.58	ns				
t <sub>F20+</sub>		3.63		3.93		4.35	ns				

### **Altera Corporation**

Table 92. EP20K600E f <sub>MAX</sub> ESB Timing Microparameters										
Symbol	-1 Spee	ed Grade	-2 Spe	ed Grade	-3 Spee	Unit				
	Min	Max	Min	Max	Min	Max				
t <sub>ESBARC</sub>		1.67		2.39		3.11	ns			
t <sub>ESBSRC</sub>		2.27		3.07		3.86	ns			
t <sub>ESBAWC</sub>		3.19		4.56		5.93	ns			
t <sub>ESBSWC</sub>		3.51		4.62		5.72	ns			
t <sub>ESBWASU</sub>	1.46		2.08		2.70		ns			
t <sub>ESBWAH</sub>	0.00		0.00		0.00		ns			
t <sub>ESBWDSU</sub>	1.60		2.29		2.97		ns			
t <sub>ESBWDH</sub>	0.00		0.00		0.00		ns			
t <sub>ESBRASU</sub>	1.61		2.30		2.99		ns			
t <sub>ESBRAH</sub>	0.00		0.00		0.00		ns			
t <sub>ESBWESU</sub>	1.49		2.30		3.11		ns			
t <sub>ESBWEH</sub>	0.00		0.00		0.00		ns			
t <sub>ESBDATASU</sub>	-0.01		0.35		0.71		ns			
t <sub>ESBDATAH</sub>	0.13		0.13		0.13		ns			
t <sub>ESBWADDRSU</sub>	0.19		0.62		1.06		ns			
t <sub>ESBRADDRSU</sub>	0.25		0.71		1.17		ns			
t <sub>ESBDATACO1</sub>		1.01		1.19		1.37	ns			
t <sub>ESBDATACO2</sub>		2.18		3.12		4.05	ns			
t <sub>ESBDD</sub>		3.19		4.56		5.93	ns			
t <sub>PD</sub>		1.57		2.25		2.92	ns			
t <sub>PTERMSU</sub>	0.85		1.43		2.01		ns			
t <sub>PTERMCO</sub>		1.03		1.21		1.39	ns			

Table 93. EP20K600E f <sub>MAX</sub> Routing Delays												
Symbol	-1 Spe	ed Grade	-2 Speed Grade		-3 Speed Grade		Unit					
	Min	Max	Min	Max	Min	Max						
t <sub>F1-4</sub>		0.22		0.25		0.26	ns					
t <sub>F5-20</sub>		1.26		1.39		1.52	ns					
t <sub>F20+</sub>		3.51		3.88		4.26	ns					

Tables 97 through 102 describe  $f_{MAX}$  LE Timing Microparameters,  $f_{MAX}$  ESB Timing Microparameters,  $f_{MAX}$  Routing Delays, Minimum Pulse Width Timing Parameters, External Timing Parameters, and External Bidirectional Timing Parameters for EP20K1000E APEX 20KE devices.

Table 97. EP20K1000E f <sub>MAX</sub> LE Timing Microparameters												
Symbol	-1 Speed Grade		-2 Speed Grade		-3 Speed Grade		Unit					
	Min	Max	Min	Max	Min	Max						
t <sub>SU</sub>	0.25		0.25		0.25		ns					
t <sub>H</sub>	0.25		0.25		0.25		ns					
t <sub>CO</sub>		0.28		0.32		0.33	ns					
t <sub>LUT</sub>		0.80		0.95		1.13	ns					

Table 108. EP20K1500E External Bidirectional Timing Parameters											
Symbol	-1 Spee	ed Grade	-2 Spee	d Grade	-3 Spee	Unit					
	Min	Max	Min	Max	Min	Max					
t <sub>insubidir</sub>	3.47		3.68		3.99		ns				
t <sub>inhbidir</sub>	0.00		0.00		0.00		ns				
toutcobidir	2.00	6.18	2.00	6.81	2.00	7.36	ns				
t <sub>XZBIDIR</sub>		6.91		7.62		8.38	ns				
t <sub>ZXBIDIR</sub>		6.91		7.62		8.38	ns				
t <sub>insubidirpll</sub>	3.05		3.26				ns				
t <sub>inhbidirpll</sub>	0.00		0.00				ns				
t <sub>outcobidirpll</sub>	0.50	2.67	0.50	2.99			ns				
t <sub>XZBIDIRPLL</sub>		3.41		3.80			ns				
t <sub>ZXBIDIRPLL</sub>		3.41		3.80			ns				

Tables 109 and 110 show selectable I/O standard input and output delays for APEX 20KE devices. If you select an I/O standard input or output delay other than LVCMOS, add or subtract the selected speed grade to or from the LVCMOS value.

Table 109. Selectable I/O Standard Input Delays											
Symbol	-1 Spee	ed Grade	-2 Spec	ed Grade	-3 Spee	d Grade	Unit				
	Min	Max	Min	Max	Min	Max	Min				
LVCMOS		0.00		0.00		0.00	ns				
LVTTL		0.00		0.00		0.00	ns				
2.5 V		0.00		0.04		0.05	ns				
1.8 V		-0.11		0.03		0.04	ns				
PCI		0.01		0.09		0.10	ns				
GTL+		-0.24		-0.23		-0.19	ns				
SSTL-3 Class I		-0.32		-0.21		-0.47	ns				
SSTL-3 Class II		-0.08		0.03		-0.23	ns				
SSTL-2 Class I		-0.17		-0.06		-0.32	ns				
SSTL-2 Class II		-0.16		-0.05		-0.31	ns				
LVDS		-0.12		-0.12		-0.12	ns				
CTT		0.00		0.00		0.00	ns				
AGP		0.00		0.00		0.00	ns				

Г



101 Innovation Drive San Jose, CA 95134 (408) 544-7000 http://www.altera.com Applications Hotline: (800) 800-EPLD Customer Marketing: (408) 544-7104 Literature Services: lit\_req@altera.com Copyright © 2004 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and service marks of Altera Corporation in the U.S. and other countries. All other product or service names are the property of their respective holders. Altera products are protected under numerous U.S. and foreign patents and pending applications, mask work rights, and copyrights. Altera warrants performance of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes

to any products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Altera Corporation. Altera customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.



Altera Corporation