E·XFL

Intel - EP20K200RC240-1X Datasheet



Welcome to E-XFL.COM

Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

Product Status	Obsolete
Number of LABs/CLBs	832
Number of Logic Elements/Cells	8320
Total RAM Bits	106496
Number of I/O	174
Number of Gates	526000
Voltage - Supply	2.375V ~ 2.625V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	240-BFQFP Exposed Pad
Supplier Device Package	240-RQFP (32x32)
Purchase URL	https://www.e-xfl.com/product-detail/intel/ep20k200rc240-1x

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

General Description

APEX[™] 20K devices are the first PLDs designed with the MultiCore architecture, which combines the strengths of LUT-based and productterm-based devices with an enhanced memory structure. LUT-based logic provides optimized performance and efficiency for data-path, registerintensive, mathematical, or digital signal processing (DSP) designs. Product-term-based logic is optimized for complex combinatorial paths, such as complex state machines. LUT- and product-term-based logic combined with memory functions and a wide variety of MegaCore and AMPP functions make the APEX 20K device architecture uniquely suited for system-on-a-programmable-chip designs. Applications historically requiring a combination of LUT-, product-term-, and memory-based devices can now be integrated into one APEX 20K device.

APEX 20KE devices are a superset of APEX 20K devices and include additional features such as advanced I/O standard support, CAM, additional global clocks, and enhanced ClockLock clock circuitry. In addition, APEX 20KE devices extend the APEX 20K family to 1.5 million gates. APEX 20KE devices are denoted with an "E" suffix in the device name (e.g., the EP20K1000E device is an APEX 20KE device). Table 8 compares the features included in APEX 20K and APEX 20KE devices.

Functional Description

APEX 20K devices incorporate LUT-based logic, product-term-based logic, and memory into one device. Signal interconnections within APEX 20K devices (as well as to and from device pins) are provided by the FastTrack[®] Interconnect—a series of fast, continuous row and column channels that run the entire length and width of the device.

Each I/O pin is fed by an I/O element (IOE) located at the end of each row and column of the FastTrack Interconnect. Each IOE contains a bidirectional I/O buffer and a register that can be used as either an input or output register to feed input, output, or bidirectional signals. When used with a dedicated clock pin, these registers provide exceptional performance. IOEs provide a variety of features, such as 3.3-V, 64-bit, 66-MHz PCI compliance; JTAG BST support; slew-rate control; and tri-state buffers. APEX 20KE devices offer enhanced I/O support, including support for 1.8-V I/O, 2.5-V I/O, LVCMOS, LVTTL, LVPECL, 3.3-V PCI, PCI-X, LVDS, GTL+, SSTL-2, SSTL-3, HSTL, CTT, and 3.3-V AGP I/O standards.

The ESB can implement a variety of memory functions, including CAM, RAM, dual-port RAM, ROM, and FIFO functions. Embedding the memory directly into the die improves performance and reduces die area compared to distributed-RAM implementations. Moreover, the abundance of cascadable ESBs ensures that the APEX 20K device can implement multiple wide memory blocks for high-density designs. The ESB's high speed ensures it can implement small memory blocks without any speed penalty. The abundance of ESBs ensures that designers can create as many different-sized memory blocks as the system requires. Figure 1 shows an overview of the APEX 20K device.



APEX 20K devices provide two dedicated clock pins and four dedicated input pins that drive register control inputs. These signals ensure efficient distribution of high-speed, low-skew control signals. These signals use dedicated routing channels to provide short delays and low skews. Four of the dedicated inputs drive four global signals. These four global signals can also be driven by internal logic, providing an ideal solution for a clock divider or internally generated asynchronous clear signals with high fan-out. The dedicated clock pins featured on the APEX 20K devices can also feed logic. The devices also feature ClockLock and ClockBoost clock management circuitry. APEX 20KE devices provide two additional dedicated clock pins, for a total of four dedicated clock pins.

MegaLAB Structure

APEX 20K devices are constructed from a series of MegaLABTM structures. Each MegaLAB structure contains a group of logic array blocks (LABs), one ESB, and a MegaLAB interconnect, which routes signals within the MegaLAB structure. The EP20K30E device has 10 LABs, EP20K60E through EP20K600E devices have 16 LABs, and the EP20K1000E and EP20K1500E devices have 24 LABs. Signals are routed between MegaLAB structures and I/O pins via the FastTrack Interconnect. In addition, edge LABs can be driven by I/O pins through the local interconnect. Figure 2 shows the MegaLAB structure.





Each LE has two outputs that drive the local, MegaLAB, or FastTrack Interconnect routing structure. Each output can be driven independently by the LUT's or register's output. For example, the LUT can drive one output while the register drives the other output. This feature, called register packing, improves device utilization because the register and the LUT can be used for unrelated functions. The LE can also drive out registered and unregistered versions of the LUT output.

The APEX 20K architecture provides two types of dedicated high-speed data paths that connect adjacent LEs without using local interconnect paths: carry chains and cascade chains. A carry chain supports high-speed arithmetic functions such as counters and adders, while a cascade chain implements wide-input functions such as equality comparators with minimum delay. Carry and cascade chains connect LEs 1 through 10 in an LAB and all LABs in the same MegaLAB structure.

Carry Chain

The carry chain provides a very fast carry-forward function between LEs. The carry-in signal from a lower-order bit drives forward into the higherorder bit via the carry chain, and feeds into both the LUT and the next portion of the carry chain. This feature allows the APEX 20K architecture to implement high-speed counters, adders, and comparators of arbitrary width. Carry chain logic can be created automatically by the Quartus II software Compiler during design processing, or manually by the designer during design entry. Parameterized functions such as library of parameterized modules (LPM) and DesignWare functions automatically take advantage of carry chains for the appropriate functions.

The Quartus II software Compiler creates carry chains longer than ten LEs by linking LABs together automatically. For enhanced fitting, a long carry chain skips alternate LABs in a MegaLAB[™] structure. A carry chain longer than one LAB skips either from an even-numbered LAB to the next even-numbered LAB, or from an odd-numbered LAB to the next odd-numbered LAB. For example, the last LE of the first LAB in the upper-left MegaLAB structure carries to the first LE of the third LAB in the MegaLAB structure.

Figure 6 shows how an *n*-bit full adder can be implemented in n + 1 LEs with the carry chain. One portion of the LUT generates the sum of two bits using the input signals and the carry-in signal; the sum is routed to the output of the LE. The register can be bypassed for simple adders or used for accumulator functions. Another portion of the LUT and the carry chain logic generates the carry-out signal, which is routed directly to the carry-in signal of the next-higher-order bit. The final carry-out signal is routed to an LE, where it is driven onto the local, MegaLAB, or FastTrack Interconnect routing structures.



Figure 6. APEX 20K Carry Chain

LAB-Wide Normal Mode (1) Clock Enable (2) Carry-In (3) Cascade-In LE-Out data1 data2 PRN 4-Input D Q LUT data3 LE-Out ENA data4 CLRN Cascade-Out LAB-Wide Arithmetic Mode Clock Enable (2) Carry-In Cascade-In LE-Out PRN data1 Q D 3-Input data2 LUT LE-Out ENA CLRN 3-Input LUT Cascade-Out Carry-Out

Figure 8. APEX 20K LE Operating Modes





Notes to Figure 8:

- (1) LEs in normal mode support register packing.
- (2) There are two LAB-wide clock enables per LAB.
- (3) When using the carry-in in normal mode, the packed register feature is unavailable.
- (4) A register feedback multiplexer is available on LE1 of each LAB.
- (5) The DATA1 and DATA2 input signals can supply counter enable, up or down control, or register feedback signals for LEs other than the second LE in an LAB.
- (6) The LAB-wide synchronous clear and LAB wide synchronous load affect all registers in an LAB.



Figure 18. Deep Memory Block Implemented with Multiple ESBs

The ESB implements two forms of dual-port memory: read/write clock mode and input/output clock mode. The ESB can also be used for bidirectional, dual-port memory applications in which two ports read or write simultaneously. To implement this type of dual-port memory, two or four ESBs are used to support two simultaneous reads or writes. This functionality is shown in Figure 19.



APEX 20KE devices include an enhanced IOE, which drives the FastRow interconnect. The FastRow interconnect connects a column I/O pin directly to the LAB local interconnect within two MegaLAB structures. This feature provides fast setup times for pins that drive high fan-outs with complex logic, such as PCI designs. For fast bidirectional I/O timing, LE registers using local routing can improve setup times and OE timing. The APEX 20KE IOE also includes direct support for open-drain operation, giving faster clock-to-output for open-drain signals. Some programmable delays in the APEX 20KE IOE offer multiple levels of delay to fine-tune setup and hold time requirements. The Quartus II software compiler can set these delays automatically to minimize setup time while providing a zero hold time.

Table 11 describes the APEX 20KE programmable delays and their logic options in the Quartus II software.

Table 11. APEX 20KE Programmable Delay Chains							
Programmable Delays	Quartus II Logic Option						
Input Pin to Core Delay	Decrease input delay to internal cells						
Input Pin to Input Register Delay	Decrease input delay to input registers						
Core to Output Register Delay	Decrease input delay to output register						
Output Register t_{CO} Delay	Increase delay to output pin						
Clock Enable Delay	Increase clock enable delay						

The register in the APEX 20KE IOE can be programmed to power-up high or low after configuration is complete. If it is programmed to power-up low, an asynchronous clear can control the register. If it is programmed to power-up high, an asynchronous preset can control the register. Figure 26 shows how fast bidirectional I/O pins are implemented in APEX 20KE devices. This feature is useful for cases where the APEX 20KE device controls an active-low input or another device; it prevents inadvertent activation of the input upon power-up. Figure 28 shows how a column IOE connects to the interconnect.

Figure 28. Column IOE Connection to the Interconnect



Dedicated Fast I/O Pins

APEX 20KE devices incorporate an enhancement to support bidirectional pins with high internal fanout such as PCI control signals. These pins are called Dedicated Fast I/O pins (FAST1, FAST2, FAST3, and FAST4) and replace dedicated inputs. These pins can be used for fast clock, clear, or high fanout logic signal distribution. They also can drive out. The Dedicated Fast I/O pin data output and tri-state control are driven by local interconnect from the adjacent MegaLAB for high speed. Under hot socketing conditions, APEX 20KE devices will not sustain any damage, but the I/O pins will drive out.

MultiVolt I/O Interface

The APEX device architecture supports the MultiVolt I/O interface feature, which allows APEX devices in all packages to interface with systems of different supply voltages. The devices have one set of VCC pins for internal operation and input buffers (VCCINT), and another set for I/O output drivers (VCCIO).

The APEX 20K VCCINT pins must always be connected to a 2.5 V power supply. With a 2.5-V V_{CCINT} level, input pins are 2.5-V, 3.3-V, and 5.0-V tolerant. The VCCIO pins can be connected to either a 2.5-V or 3.3-V power supply, depending on the output requirements. When VCCIO pins are connected to a 2.5-V power supply, the output levels are compatible with 2.5-V systems. When the VCCIO pins are connected to a 3.3-V power supply, the output high is 3.3 V and is compatible with 3.3-V or 5.0-V systems.

Table 12. 5.0-V Tolerant APEX 20K MultiVolt I/O Support												
V _{CCIO} (V)	In	put Signals	Outp	ut Signals ((V)							
	2.5	3.3	5.0	2.5	3.3	5.0						
2.5	\checkmark	√(1)	√(1)	~								
3.3	\checkmark	 Image: A set of the set of the	√ (1)	√ (2)	~	 Image: A set of the set of the						

Table 12 summarizes 5.0-V tolerant APEX 20K MultiVolt I/O support.

Notes to Table 12:

- The PCI clamping diode must be disabled to drive an input with voltages higher than V_{CCIO}.
- (2) When $V_{CCIO} = 3.3 \text{ V}$, an APEX 20K device can drive a 2.5-V device with 3.3-V tolerant inputs.

Open-drain output pins on 5.0-V tolerant APEX 20K devices (with a pullup resistor to the 5.0-V supply) can drive 5.0-V CMOS input pins that require a V_{IH} of 3.5 V. When the pin is inactive, the trace will be pulled up to 5.0 V by the resistor. The open-drain pin will only drive low or tri-state; it will never drive high. The rise time is dependent on the value of the pullup resistor and load impedance. The I_{OL} current specification should be considered when selecting a pull-up resistor. For designs that require both a multiplied and non-multiplied clock, the clock trace on the board can be connected to CLK2p. Table 14 shows the combinations supported by the ClockLock and ClockBoost circuitry. The CLK2p pin can feed both the ClockLock and ClockBoost circuitry in the APEX 20K device. However, when both circuits are used, the other clock pin (CLK1p) cannot be used.

Table 14. Multiplication Factor Combinations					
Clock 1	Clock 2				
×1	×1				
×1, ×2	×2				
×1, ×2, ×4	×4				

APEX 20KE ClockLock Feature

APEX 20KE devices include an enhanced ClockLock feature set. These devices include up to four PLLs, which can be used independently. Two PLLs are designed for either general-purpose use or LVDS use (on devices that support LVDS I/O pins). The remaining two PLLs are designed for general-purpose use. The EP20K200E and smaller devices have two PLLs; the EP20K300E and larger devices have four PLLs.

The following sections describe some of the features offered by the APEX 20KE PLLs.

External PLL Feedback

The ClockLock circuit's output can be driven off-chip to clock other devices in the system; further, the feedback loop of the PLL can be routed off-chip. This feature allows the designer to exercise fine control over the I/O interface between the APEX 20KE device and another high-speed device, such as SDRAM.

Clock Multiplication

The APEX 20KE ClockBoost circuit can multiply or divide clocks by a programmable number. The clock can be multiplied by $m/(n \times k)$ or $m/(n \times v)$, where *m* and *k* range from 2 to 160, and *n* and *v* range from 1 to 16. Clock multiplication and division can be used for time-domain multiplexing and other functions, which can reduce design LE requirements.

Table 18. A	PEX 20KE Clock Input & Out	(Part 1	of 2) Note	e (1)			
Symbol	Parameter	I/O Standard	-1X Speed Grade		-2X Speed	l Grade	Units
			Min	Max	Min	Max	
f _{VCO} (4)	Voltage controlled oscillator operating range		200	500	200	500	MHz
f _{CLOCK0}	Clock0 PLL output frequency for internal use		1.5	335	1.5	200	MHz
f _{CLOCK1}	Clock1 PLL output frequency for internal use		20	335	20	200	MHz
f _{CLOCK0_EXT}	Output clock frequency for	3.3-V LVTTL	1.5	245	1.5	226	MHz
	external clock0 output	2.5-V LVTTL	1.5	234	1.5	221	MHz
		1.8-V LVTTL	1.5	223	1.5	216	MHz
		GTL+	1.5	205	1.5	193	MHz
		SSTL-2 Class I	1.5	158	1.5	157	MHz
		SSTL-2 Class II	1.5	142	1.5	142	MHz
		SSTL-3 Class I	1.5	166	1.5	162	MHz
		SSTL-3 Class II	1.5	149	1.5	146	MHz
		LVDS	1.5	420	1.5	350	MHz
f _{CLOCK1_EXT}	Output clock frequency for	3.3-V LVTTL	20	245	20	226	MHz
	external clock1 output	2.5-V LVTTL	20	234	20	221	MHz
		1.8-V LVTTL	20	223	20	216	MHz
		GTL+	20	205	20	193	MHz
		SSTL-2 Class I	20	158	20	157	MHz
		SSTL-2 Class II	20	142	20	142	MHz
		SSTL-3 Class I	20	166	20	162	MHz
		SSTL-3 Class II	20	149	20	146	MHz
		LVDS	20	420	20	350	MHz

Table 2	Table 26. APEX 20K 5.0-V Tolerant Device Capacitance Notes (2), (14)											
Symbol	Parameter	Conditions	Min	Max	Unit							
C _{IN}	Input capacitance	V _{IN} = 0 V, f = 1.0 MHz		8	pF							
CINCLK	Input capacitance on dedicated clock pin	V _{IN} = 0 V, f = 1.0 MHz		12	pF							
C _{OUT}	Output capacitance	V _{OUT} = 0 V, f = 1.0 MHz		8	pF							

Notes to Tables 23 through 26:

- (1) See the Operating Requirements for Altera Devices Data Sheet.
- All APEX 20K devices are 5.0-V tolerant. (2)
- (3) Minimum DC input is -0.5 V. During transitions, the inputs may undershoot to -2.0 V or overshoot to 5.75 V for input currents less than 100 mA and periods shorter than 20 ns.
- Numbers in parentheses are for industrial-temperature-range devices. (4)
- Maximum V_{CC} rise time is 100 ms, and V_{CC} must rise monotonically. (5)
- All pins, including dedicated inputs, clock I/O, and JTAG pins, may be driven before V_{CCINT} and V_{CCIO} are (6) powered.
- (7)Typical values are for $T_A = 25^{\circ}$ C, $V_{CCINT} = 2.5$ V, and $V_{CCIO} = 2.5$ or 3.3 V.
- These values are specified in the APEX 20K device recommended operating conditions, shown in Table 26 on (8)page 62.
- (9) The APEX 20K input buffers are compatible with 2.5-V and 3.3-V (LVTTL and LVCMOS) signals. Additionally, the input buffers are 3.3-V PCI compliant when V_{CCIO} and V_{CCINT} meet the relationship shown in Figure 33 on page 68.
- (10) The I_{OH} parameter refers to high-level TTL, PCI or CMOS output current.
- (11) The I_{OL} parameter refers to low-level TTL, PCI, or CMOS output current. This parameter applies to open-drain pins as well as output pins.
- (12) This value is specified for normal device operation. The value may vary during power-up.
- (13) Pin pull-up resistance values will be lower if an external source drives the pin higher than V_{CCIO} .
- (14) Capacitance is sample-tested only.

Tables 27 through 30 provide information on absolute maximum ratings, recommended operating conditions, DC operating conditions, and capacitance for 1.8-V APEX 20KE devices.

Table 2	Table 27. APEX 20KE Device Absolute Maximum Ratings Note (1)											
Symbol	Parameter	Conditions	Min	Max	Unit							
V _{CCINT}	Supply voltage	With respect to ground (2)	-0.5	2.5	V							
V _{CCIO}			-0.5	4.6	V							
VI	DC input voltage		-0.5	4.6	V							
I _{OUT}	DC output current, per pin		-25	25	mA							
T _{STG}	Storage temperature	No bias	-65	150	°C							
T _{AMB}	Ambient temperature	Under bias	-65	135	°C							
Τ _J	Junction temperature	PQFP, RQFP, TQFP, and BGA packages, under bias		135	°C							
		Ceramic PGA packages, under bias		150	°C							

Table 56. EP20K60E f _{MAX} ESB Timing Microparameters											
Symbol	-	·1		-2	-	3	Unit				
	Min	Max	Min	Мах	Min	Max					
t _{ESBARC}		1.83		2.57		3.79	ns				
t _{ESBSRC}		2.46		3.26		4.61	ns				
t _{ESBAWC}		3.50		4.90		7.23	ns				
t _{ESBSWC}		3.77		4.90		6.79	ns				
t _{ESBWASU}	1.59		2.23		3.29		ns				
t _{ESBWAH}	0.00		0.00		0.00		ns				
t _{ESBWDSU}	1.75		2.46		3.62		ns				
t _{ESBWDH}	0.00		0.00		0.00		ns				
t _{ESBRASU}	1.76		2.47		3.64		ns				
t _{ESBRAH}	0.00		0.00		0.00		ns				
t _{ESBWESU}	1.68		2.49		3.87		ns				
t _{ESBWEH}	0.00		0.00		0.00		ns				
t _{ESBDATASU}	0.08		0.43		1.04		ns				
t _{ESBDATAH}	0.13		0.13		0.13		ns				
t _{ESBWADDRSU}	0.29		0.72		1.46		ns				
t _{ESBRADDRSU}	0.36		0.81		1.58		ns				
t _{ESBDATACO1}		1.06		1.24		1.55	ns				
t _{ESBDATACO2}		2.39		3.35		4.94	ns				
t _{ESBDD}		3.50		4.90		7.23	ns				
t _{PD}		1.72		2.41		3.56	ns				
t _{PTERMSU}	0.99		1.56		2.55		ns				
t _{PTERMCO}		1.07		1.26		1.08	ns				

Table 64. EP20K100E Minimum Pulse Width Timing Parameters											
Symbol	-1		-	2	-:	3	Unit				
	Min	Max	Min	Max	Min	Max					
t _{CH}	2.00		2.00		2.00		ns				
t _{CL}	2.00		2.00		2.00		ns				
t _{CLRP}	0.20		0.20		0.20		ns				
t _{PREP}	0.20		0.20		0.20		ns				
t _{ESBCH}	2.00		2.00		2.00		ns				
t _{ESBCL}	2.00		2.00		2.00		ns				
t _{ESBWP}	1.29		1.53		1.66		ns				
t _{ESBRP}	1.11		1.29		1.41		ns				

Table 65. EP20K100E External Timing Parameters												
Symbol	-1			-2	-3	}	Unit					
	Min	Max	Min	Max	Min	Max						
t _{INSU}	2.23		2.32		2.43		ns					
t _{INH}	0.00		0.00		0.00		ns					
t _{outco}	2.00	4.86	2.00	5.35	2.00	5.84	ns					
t _{INSUPLL}	1.58		1.66		-		ns					
t _{INHPLL}	0.00		0.00		-		ns					
t _{outcopll}	0.50	2.96	0.50	3.29	-	-	ns					

Table 66. EP20K100E External Bidirectional Timing Parameters											
Symbol	-	1	-	2	-	-3	Unit				
	Min	Max	Min	Max	Min	Max					
t _{insubidir}	2.74		2.96		3.19		ns				
t _{inhbidir}	0.00		0.00		0.00		ns				
t _{outcobidir}	2.00	4.86	2.00	5.35	2.00	5.84	ns				
t _{XZBIDIR}		5.00		5.48		5.89	ns				
t _{ZXBIDIR}		5.00		5.48		5.89	ns				
t _{insubidirpll}	4.64		5.03		-		ns				
t _{inhbidirpll}	0.00		0.00		-		ns				
t _{outcobidirpll}	0.50	2.96	0.50	3.29	-	-	ns				
t _{xzbidirpll}		3.10		3.42		-	ns				
t _{ZXBIDIRPLL}		3.10		3.42		-	ns				

Table 68. EP20K160E f _{MAX} ESB Timing Microparameters										
Symbol	-	1		-2	-;	3	Unit			
	Min	Max	Min	Max	Min	Max				
t _{ESBARC}		1.65		2.02		2.11	ns			
t _{ESBSRC}		2.21		2.70		3.11	ns			
t _{ESBAWC}		3.04		3.79		4.42	ns			
t _{ESBSWC}		2.81		3.56		4.10	ns			
t _{ESBWASU}	0.54		0.66		0.73		ns			
t _{ESBWAH}	0.36		0.45		0.47		ns			
t _{ESBWDSU}	0.68		0.81		0.94		ns			
t _{ESBWDH}	0.36		0.45		0.47		ns			
t _{ESBRASU}	1.58		1.87		2.06		ns			
t _{ESBRAH}	0.00		0.00		0.01		ns			
t _{ESBWESU}	1.41		1.71		2.00		ns			
t _{ESBWEH}	0.00		0.00		0.00		ns			
t _{ESBDATASU}	-0.02		-0.03		0.09		ns			
t _{ESBDATAH}	0.13		0.13		0.13		ns			
t _{ESBWADDRSU}	0.14		0.17		0.35		ns			
t _{ESBRADDRSU}	0.21		0.27		0.43		ns			
t _{ESBDATACO1}		1.04		1.30		1.46	ns			
t _{ESBDATACO2}		2.15		2.70		3.16	ns			
t _{ESBDD}		2.69		3.35		3.97	ns			
t _{PD}		1.55		1.93		2.29	ns			
t _{PTERMSU}	1.01		1.23		1.52		ns			
t _{PTERMCO}		1.06		1.32		1.04	ns			

Tables 97 through 102 describe f_{MAX} LE Timing Microparameters, f_{MAX} ESB Timing Microparameters, f_{MAX} Routing Delays, Minimum Pulse Width Timing Parameters, External Timing Parameters, and External Bidirectional Timing Parameters for EP20K1000E APEX 20KE devices.

Table 97. EP20K1000E f _{MAX} LE Timing Microparameters										
Symbol	-1 Speed Grade		-2 Speed Grade		-3 Speed Grade		Unit			
	Min	Max	Min	Max	Min	Max				
t _{SU}	0.25		0.25		0.25		ns			
t _H	0.25		0.25		0.25		ns			
t _{CO}		0.28		0.32		0.33	ns			
t _{LUT}		0.80		0.95		1.13	ns			

Table 98. EP20K1000E f _{MAX} ESB Timing Microparameters								
Symbol	-1 Speed Grade		-2 Speed Grade		-3 Speed Grade		Unit	
	Min	Max	Min	Max	Min	Max		
t _{ESBARC}		1.78		2.02		1.95	ns	
t _{ESBSRC}		2.52		2.91		3.14	ns	
t _{ESBAWC}		3.52		4.11		4.40	ns	
t _{ESBSWC}		3.23		3.84		4.16	ns	
t _{ESBWASU}	0.62		0.67		0.61		ns	
t _{ESBWAH}	0.41		0.55		0.55		ns	
t _{ESBWDSU}	0.77		0.79		0.81		ns	
t _{ESBWDH}	0.41		0.55		0.55		ns	
t _{ESBRASU}	1.74		1.92		1.85		ns	
t _{ESBRAH}	0.00		0.01		0.23		ns	
t _{ESBWESU}	2.07		2.28		2.41		ns	
t _{ESBWEH}	0.00		0.00		0.00		ns	
t _{ESBDATASU}	0.25		0.27		0.29		ns	
t _{ESBDATAH}	0.13		0.13		0.13		ns	
t _{ESBWADDRSU}	0.11		0.04		0.11		ns	
t _{ESBRADDRSU}	0.14		0.11		0.16		ns	
t _{ESBDATACO1}		1.29		1.50		1.63	ns	
t _{ESBDATACO2}		2.55		2.99		3.22	ns	
t _{ESBDD}		3.12		3.57		3.85	ns	
t _{PD}		1.84		2.13		2.32	ns	
t _{PTERMSU}	1.08		1.19		1.32		ns	
t _{PTERMCO}		1.31		1.53		1.66	ns	

Г

٦

Table 108. EP20K1500E External Bidirectional Timing Parameters									
Symbol	-1 Speed Grade		-2 Spee	d Grade	-3 Spee	Unit			
	Min	Max	Min	Max	Min	Max	1		
t _{insubidir}	3.47		3.68		3.99		ns		
t _{inhbidir}	0.00		0.00		0.00		ns		
toutcobidir	2.00	6.18	2.00	6.81	2.00	7.36	ns		
t _{XZBIDIR}		6.91		7.62		8.38	ns		
t _{ZXBIDIR}		6.91		7.62		8.38	ns		
t _{insubidirpll}	3.05		3.26				ns		
t _{inhbidirpll}	0.00		0.00				ns		
t _{outcobidirpll}	0.50	2.67	0.50	2.99			ns		
t _{XZBIDIRPLL}		3.41		3.80			ns		
t _{ZXBIDIRPLL}		3.41		3.80			ns		

Tables 109 and 110 show selectable I/O standard input and output delays for APEX 20KE devices. If you select an I/O standard input or output delay other than LVCMOS, add or subtract the selected speed grade to or from the LVCMOS value.

Table 109. Selectable I/O Standard Input Delays								
Symbol	-1 Speed Grade		-2 Speed Grade		-3 Speed Grade		Unit	
	Min	Max	Min	Max	Min	Max	Min	
LVCMOS		0.00		0.00		0.00	ns	
LVTTL		0.00		0.00		0.00	ns	
2.5 V		0.00		0.04		0.05	ns	
1.8 V		-0.11		0.03		0.04	ns	
PCI		0.01		0.09		0.10	ns	
GTL+		-0.24		-0.23		-0.19	ns	
SSTL-3 Class I		-0.32		-0.21		-0.47	ns	
SSTL-3 Class II		-0.08		0.03		-0.23	ns	
SSTL-2 Class I		-0.17		-0.06		-0.32	ns	
SSTL-2 Class II		-0.16		-0.05		-0.31	ns	
LVDS		-0.12		-0.12		-0.12	ns	
CTT		0.00		0.00		0.00	ns	
AGP		0.00		0.00		0.00	ns	

Г

Table 110. Selectable I/O Standard Output Delays								
Symbol	-1 Speed Grade		-2 Speed Grade		-3 Speed Grade		Unit	
	Min	Max	Min	Max	Min	Max	Min	
LVCMOS		0.00		0.00		0.00	ns	
LVTTL		0.00		0.00		0.00	ns	
2.5 V		0.00		0.09		0.10	ns	
1.8 V		2.49		2.98		3.03	ns	
PCI		-0.03		0.17		0.16	ns	
GTL+		0.75		0.75		0.76	ns	
SSTL-3 Class I		1.39		1.51		1.50	ns	
SSTL-3 Class II		1.11		1.23		1.23	ns	
SSTL-2 Class I		1.35		1.48		1.47	ns	
SSTL-2 Class II		1.00		1.12		1.12	ns	
LVDS		-0.48		-0.48		-0.48	ns	
CTT		0.00		0.00		0.00	ns	
AGP		0.00		0.00		0.00	ns	

Power Consumption

To estimate device power consumption, use the interactive power calculator on the Altera web site at **http://www.altera.com**.

Configuration & Operation

The APEX 20K architecture supports several configuration schemes. This section summarizes the device operating modes and available device configuration schemes.

Operating Modes

The APEX architecture uses SRAM configuration elements that require configuration data to be loaded each time the circuit powers up. The process of physically loading the SRAM data into the device is called configuration. During initialization, which occurs immediately after configuration, the device resets registers, enables I/O pins, and begins to operate as a logic device. The I/O pins are tri-stated during power-up, and before and during configuration. Together, the configuration and initialization processes are called *command mode*; normal device operation is called *user mode*.

Before and during device configuration, all I/O pins are pulled to $\rm V_{\rm CCIO}$ by a built-in weak pull-up resistor.