E·XFL

Intel - EP20K200RC240-3 Datasheet



Welcome to E-XFL.COM

Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

Product Status	Obsolete
Number of LABs/CLBs	832
Number of Logic Elements/Cells	8320
Total RAM Bits	106496
Number of I/O	174
Number of Gates	526000
Voltage - Supply	2.375V ~ 2.625V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	240-BFQFP Exposed Pad
Supplier Device Package	240-RQFP (32x32)
Purchase URL	https://www.e-xfl.com/product-detail/intel/ep20k200rc240-3

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Windows-based PCs, Sun SPARCstations, and HP 9000 Series 700/800 workstations

- Altera MegaCore[®] functions and Altera Megafunction Partners Program (AMPPSM) megafunctions
- NativeLink[™] integration with popular synthesis, simulation, and timing analysis tools
- Quartus II SignalTap[®] embedded logic analyzer simplifies in-system design evaluation by giving access to internal nodes during device operation
- Supports popular revision-control software packages including PVCS, Revision Control System (RCS), and Source Code Control System (SCCS)

 Table 4. APEX 20K QFP, BGA & PGA Package Options & I/O Count
 Notes (1), (2)

Device	144-Pin TQFP	208-Pin PQFP RQFP	240-Pin PQFP RQFP	356-Pin BGA	652-Pin BGA	655-Pin PGA
EP20K30E	92	125				
EP20K60E	92	148	151	196		
EP20K100	101	159	189	252		
EP20K100E	92	151	183	246		
EP20K160E	88	143	175	271		
EP20K200		144	174	277		
EP20K200E		136	168	271	376	
EP20K300E			152		408	
EP20K400					502	502
EP20K400E					488	
EP20K600E					488	
EP20K1000E					488	
EP20K1500E					488	

Table 5. APEX 20K FineLine BGA Package Options & I/O Count Notes (1), (2)							
Device	144 Pin	324 Pin	484 Pin	672 Pin	1,020 Pin		
EP20K30E	93	128					
EP20K60E	93	196					
EP20K100		252					
EP20K100E	93	246					
EP20K160E			316				
EP20K200			382				
EP20K200E			376	376			
EP20K300E				408			
EP20K400				502 (3)			
EP20K400E				488 (3)			
EP20K600E				508 (3)	588		
EP20K1000E				508 (3)	708		
EP20K1500E					808		

Notes to Tables 4 and 5:

г

- (1) I/O counts include dedicated input and clock pins.
- (2) APEX 20K device package types include thin quad flat pack (TQFP), plastic quad flat pack (PQFP), power quad flat pack (RQFP), 1.27-mm pitch ball-grid array (BGA), 1.00-mm pitch FineLine BGA, and pin-grid array (PGA) packages.
- (3) This device uses a thermally enhanced package, which is taller than the regular package. Consult the *Altera Device Package Information Data Sheet* for detailed package size information.

Table 6. APEX 20K QFP, BGA & PGA Package Sizes								
Feature	144-Pin TQFP	208-Pin QFP	240-Pin QFP	356-Pin BGA	652-Pin BGA	655-Pin PGA		
Pitch (mm)	0.50	0.50	0.50	1.27	1.27	-		
Area (mm ²)	484	924	1,218	1,225	2,025	3,906		
$\begin{array}{l} \text{Length} \times \text{Width} \\ \text{(mm} \times \text{mm)} \end{array}$	22 × 22	30.4 × 30.4	34.9 × 34.9	35 × 35	45 × 45	62.5 × 62.5		

Table 7. APEX 20K FineLine BGA Package Sizes								
Feature	144 Pin	324 Pin	484 Pin	672 Pin	1,020 Pin			
Pitch (mm)	1.00	1.00	1.00	1.00	1.00			
Area (mm ²)	169	361	529	729	1,089			
$\text{Length} \times \text{Width} \text{ (mm} \times \text{mm)}$	13 × 13	19×19	23 × 23	27 × 27	33 × 33			

1

Each LE has two outputs that drive the local, MegaLAB, or FastTrack Interconnect routing structure. Each output can be driven independently by the LUT's or register's output. For example, the LUT can drive one output while the register drives the other output. This feature, called register packing, improves device utilization because the register and the LUT can be used for unrelated functions. The LE can also drive out registered and unregistered versions of the LUT output.

The APEX 20K architecture provides two types of dedicated high-speed data paths that connect adjacent LEs without using local interconnect paths: carry chains and cascade chains. A carry chain supports high-speed arithmetic functions such as counters and adders, while a cascade chain implements wide-input functions such as equality comparators with minimum delay. Carry and cascade chains connect LEs 1 through 10 in an LAB and all LABs in the same MegaLAB structure.

Carry Chain

The carry chain provides a very fast carry-forward function between LEs. The carry-in signal from a lower-order bit drives forward into the higherorder bit via the carry chain, and feeds into both the LUT and the next portion of the carry chain. This feature allows the APEX 20K architecture to implement high-speed counters, adders, and comparators of arbitrary width. Carry chain logic can be created automatically by the Quartus II software Compiler during design processing, or manually by the designer during design entry. Parameterized functions such as library of parameterized modules (LPM) and DesignWare functions automatically take advantage of carry chains for the appropriate functions.

The Quartus II software Compiler creates carry chains longer than ten LEs by linking LABs together automatically. For enhanced fitting, a long carry chain skips alternate LABs in a MegaLAB[™] structure. A carry chain longer than one LAB skips either from an even-numbered LAB to the next even-numbered LAB, or from an odd-numbered LAB to the next odd-numbered LAB. For example, the last LE of the first LAB in the upper-left MegaLAB structure carries to the first LE of the third LAB in the MegaLAB structure.

Figure 6 shows how an *n*-bit full adder can be implemented in n + 1 LEs with the carry chain. One portion of the LUT generates the sum of two bits using the input signals and the carry-in signal; the sum is routed to the output of the LE. The register can be bypassed for simple adders or used for accumulator functions. Another portion of the LUT and the carry chain logic generates the carry-out signal, which is routed directly to the carry-in signal of the next-higher-order bit. The final carry-out signal is routed to an LE, where it is driven onto the local, MegaLAB, or FastTrack Interconnect routing structures.





Embedded System Block

The ESB can implement various types of memory blocks, including dual-port RAM, ROM, FIFO, and CAM blocks. The ESB includes input and output registers; the input registers synchronize writes, and the output registers can pipeline designs to improve system performance. The ESB offers a dual-port mode, which supports simultaneous reads and writes at two different clock frequencies. Figure 17 shows the ESB block diagram.







Figure 18. Deep Memory Block Implemented with Multiple ESBs

The ESB implements two forms of dual-port memory: read/write clock mode and input/output clock mode. The ESB can also be used for bidirectional, dual-port memory applications in which two ports read or write simultaneously. To implement this type of dual-port memory, two or four ESBs are used to support two simultaneous reads or writes. This functionality is shown in Figure 19.



Input/Output Clock Mode

The input/output clock mode contains two clocks. One clock controls all registers for inputs into the ESB: data input, WE, RE, read address, and write address. The other clock controls the ESB data output registers. The ESB also supports clock enable and asynchronous clear signals; these signals also control the reading and writing of registers independently. Input/output clock mode is commonly used for applications where the reads and writes occur at the same system frequency, but require different clock enable signals for the input and output registers. Figure 21 shows the ESB in input/output clock mode.



Figure 21. ESB in Input/Output Clock Mode

Notes to Figure 21:

All registers can be cleared asynchronously by ESB local interconnect signals, global signals, or the chip-wide reset. (1)APEX 20KE devices have four dedicated clocks. (2)

Single-Port Mode

The APEX 20K ESB also supports a single-port mode, which is used when simultaneous reads and writes are not required. See Figure 22.

Altera Corporation

Each IOE drives a row, column, MegaLAB, or local interconnect when used as an input or bidirectional pin. A row IOE can drive a local, MegaLAB, row, and column interconnect; a column IOE can drive the column interconnect. Figure 27 shows how a row IOE connects to the interconnect.



Figure 28 shows how a column IOE connects to the interconnect.

Figure 28. Column IOE Connection to the Interconnect



Dedicated Fast I/O Pins

APEX 20KE devices incorporate an enhancement to support bidirectional pins with high internal fanout such as PCI control signals. These pins are called Dedicated Fast I/O pins (FAST1, FAST2, FAST3, and FAST4) and replace dedicated inputs. These pins can be used for fast clock, clear, or high fanout logic signal distribution. They also can drive out. The Dedicated Fast I/O pin data output and tri-state control are driven by local interconnect from the adjacent MegaLAB for high speed. Under hot socketing conditions, APEX 20KE devices will not sustain any damage, but the I/O pins will drive out.

MultiVolt I/O Interface

The APEX device architecture supports the MultiVolt I/O interface feature, which allows APEX devices in all packages to interface with systems of different supply voltages. The devices have one set of VCC pins for internal operation and input buffers (VCCINT), and another set for I/O output drivers (VCCIO).

The APEX 20K VCCINT pins must always be connected to a 2.5 V power supply. With a 2.5-V V_{CCINT} level, input pins are 2.5-V, 3.3-V, and 5.0-V tolerant. The VCCIO pins can be connected to either a 2.5-V or 3.3-V power supply, depending on the output requirements. When VCCIO pins are connected to a 2.5-V power supply, the output levels are compatible with 2.5-V systems. When the VCCIO pins are connected to a 3.3-V power supply, the output high is 3.3 V and is compatible with 3.3-V or 5.0-V systems.

Table 12. 5.0-V Tolerant APEX 20K MultiVolt I/O Support							
V _{CCIO} (V)	Input Signals (V) Output Signals (V)					(V)	
	2.5	3.3	5.0	2.5	3.3	5.0	
2.5	\checkmark	√ (1)	✓(1)	~			
3.3	\checkmark	 Image: A set of the set of the	√ (1)	√ (2)	>	 Image: A set of the set of the	

Table 12 summarizes 5.0-V tolerant APEX 20K MultiVolt I/O support.

Notes to Table 12:

- The PCI clamping diode must be disabled to drive an input with voltages higher than V_{CCIO}.
- (2) When $V_{CCIO} = 3.3 \text{ V}$, an APEX 20K device can drive a 2.5-V device with 3.3-V tolerant inputs.

Open-drain output pins on 5.0-V tolerant APEX 20K devices (with a pullup resistor to the 5.0-V supply) can drive 5.0-V CMOS input pins that require a V_{IH} of 3.5 V. When the pin is inactive, the trace will be pulled up to 5.0 V by the resistor. The open-drain pin will only drive low or tri-state; it will never drive high. The rise time is dependent on the value of the pullup resistor and load impedance. The I_{OL} current specification should be considered when selecting a pull-up resistor. The APEX 20K device instruction register length is 10 bits. The APEX 20K device USERCODE register length is 32 bits. Tables 20 and 21 show the boundary-scan register length and device IDCODE information for APEX 20K devices.

Table 20. APEX 20K Boundary-Scan Register Length						
Device	Boundary-Scan Register Length					
EP20K30E	420					
EP20K60E	624					
EP20K100	786					
EP20K100E	774					
EP20K160E	984					
EP20K200	1,176					
EP20K200E	1,164					
EP20K300E	1,266					
EP20K400	1,536					
EP20K400E	1,506					
EP20K600E	1,806					
EP20K1000E	2,190					
EP20K1500E	1 (1)					

Note to Table 20:

(1) This device does not support JTAG boundary scan testing.



Figure 32. APEX 20K AC Test Conditions Note (1)

Note to Figure 32:

Power supply transients can affect AC measurements. Simultaneous transitions of (1) multiple outputs should be avoided for accurate measurement. Threshold tests must not be performed under AC conditions. Large-amplitude, fast-groundcurrent transients normally occur as the device outputs discharge the load capacitances. When these transients flow through the parasitic inductance between the device ground pin and the test system ground, significant reductions in observable noise immunity can result.

Operating **Conditions**

Tables 23 through 26 provide information on absolute maximum ratings, recommended operating conditions, DC operating conditions, and capacitance for 2.5-V APEX 20K devices.

	.S. AFEA ZOK S.O-V TOIEIAIN L		5165 (1), (2)		
Symbol	Parameter	Conditions	Min	Max	Unit
V _{CCINT}	Supply voltage	With respect to ground (3)	-0.5	3.6	V
V _{CCIO}			-0.5	4.6	V
VI	DC input voltage		-2.0	5.75	V
I _{OUT}	DC output current, per pin		-25	25	mA
T _{STG}	Storage temperature	No bias	-65	150	°C
T _{AMB}	Ambient temperature	Under bias	-65	135	°C
Т _Ј	Junction temperature	PQFP, RQFP, TQFP, and BGA packages, under bias		135	°C
		Ceramic PGA packages, under bias		150	°C

Table 23. APEX 20K 5.0-V Tolerant Device Absolute Maximum Ratings	Notes (1), (2)
---	----------------

Figure 39. ESB Synchronous Timing Waveforms



ESB Synchronous Write (ESB Output Registers Used)



Figure 40 shows the timing model for bidirectional I/O pin timing.



Figure 40. Synchronous Bidirectional Pin External Timing

Notes to Figure 40:

- (1) The output enable and input registers are LE registers in the LAB adjacent to a bidirectional row pin. The output enable register is set with "Output Enable Routing= Signal-Pin" option in the Quartus II software.
- (2) The LAB adjacent input register is set with "Decrease Input Delay to Internal Cells= Off". This maintains a zero hold time for lab adjacent registers while giving a fast, position independent setup time. A faster setup time with zero hold time is possible by setting "Decrease Input Delay to Internal Cells= ON" and moving the input register farther away from the bidirectional pin. The exact position where zero hold occurs with the minimum setup time, varies with device density and speed grade.

Table 31 describes the f_{MAX} timing parameters shown in Figure 36 on page 68.

Table 31. APEX 20K f _{MAX} Timing Parameters (Part 1 of 2)							
Symbol	Parameter						
t _{SU}	LE register setup time before clock						
t _H	LE register hold time after clock						
t _{CO}	LE register clock-to-output delay						
t _{LUT}	LUT delay for data-in						
t _{ESBRC}	ESB Asynchronous read cycle time						
t _{ESBWC}	ESB Asynchronous write cycle time						
t _{ESBWESU}	ESB WE setup time before clock when using input register						
t _{ESBDATASU}	ESB data setup time before clock when using input register						
t _{ESBDATAH}	ESB data hold time after clock when using input register						
t _{ESBADDRSU}	ESB address setup time before clock when using input registers						
t _{ESBDATACO1}	ESB clock-to-output delay when using output registers						

Symbol	-1 Spee	ed Grade	-2 Spee	d Grade	-3 Spee	ed Grade	Units
	Min	Max	Min	Max	Min	Max	
t _{SU}	0.1		0.3		0.6		ns
t _H	0.5		0.8		0.9		ns
t _{CO}		0.1		0.4		0.6	ns
t _{LUT}		1.0		1.2		1.4	ns
t _{ESBRC}		1.7		2.1		2.4	ns
t _{ESBWC}		5.7		6.9		8.1	ns
t _{ESBWESU}	3.3		3.9		4.6		ns
t _{ESBDATASU}	2.2		2.7		3.1		ns
t _{ESBDATAH}	0.6		0.8		0.9		ns
t _{ESBADDRSU}	2.4		2.9		3.3		ns
t _{ESBDATACO1}		1.3		1.6		1.8	ns
t _{ESBDATACO2}		2.5		3.1		3.6	ns
t _{ESBDD}		2.5		3.3		3.6	ns
t _{PD}		2.5		3.1		3.6	ns
t _{PTERMSU}	1.7		2.1		2.4		ns
t _{PTERMCO}		1.0		1.2		1.4	ns
t _{F1-4}		0.4		0.5		0.6	ns
t _{F5-20}		2.6		2.8		2.9	ns
t _{F20+}		3.7		3.8		3.9	ns
t _{CH}	2.0		2.5		3.0		ns
t _{CL}	2.0		2.5		3.0		ns
t _{CLRP}	0.5		0.6		0.8		ns
t _{PREP}	0.5		0.5		0.5		ns
t _{ESBCH}	2.0		2.5		3.0		ns
t _{ESBCL}	2.0		2.5		3.0		ns
t _{ESBWP}	1.5		1.9		2.2		ns
t _{ESBRP}	1.0		1.2		1.4		ns

Tables 43 through 48 show the I/O external and external bidirectional timing parameter values for EP20K100, EP20K200, and EP20K400 APEX 20K devices.

Table 62. EP20K100E f _{MAX} ESB Timing Microparameters							
Symbol	-	1		-2	-;	3	Unit
	Min	Max	Min	Max	Min	Max	
t _{ESBARC}		1.61		1.84		1.97	ns
t _{ESBSRC}		2.57		2.97		3.20	ns
t _{ESBAWC}		0.52		4.09		4.39	ns
t _{ESBSWC}		3.17		3.78		4.09	ns
t _{ESBWASU}	0.56		6.41		0.63		ns
t _{ESBWAH}	0.48		0.54		0.55		ns
t _{ESBWDSU}	0.71		0.80		0.81		ns
t _{ESBWDH}	.048		0.54		0.55		ns
t _{ESBRASU}	1.57		1.75		1.87		ns
t _{ESBRAH}	0.00		0.00		0.20		ns
t _{ESBWESU}	1.54		1.72		1.80		ns
t _{ESBWEH}	0.00		0.00		0.00		ns
t _{ESBDATASU}	-0.16		-0.20		-0.20		ns
t _{ESBDATAH}	0.13		0.13		0.13		ns
t _{ESBWADDRSU}	0.12		0.08		0.13		ns
t _{ESBRADDRSU}	0.17		0.15		0.19		ns
t _{ESBDATACO1}		1.20		1.39		1.52	ns
t _{ESBDATACO2}		2.54		2.99		3.22	ns
t _{ESBDD}		3.06		3.56		3.85	ns
t _{PD}		1.73		2.02		2.20	ns
t _{PTERMSU}	1.11		1.26		1.38		ns
t _{PTERMCO}		1.19		1.40		1.08	ns

Table 63. EP20K100E f _{MAX} Routing Delays											
Symbol		-1	-2			-3					
	Min	Max	Min	Max	Min	Max					
t _{F1-4}		0.24		0.27		0.29	ns				
t _{F5-20}		1.04		1.26		1.52	ns				
t _{F20+}		1.12		1.36		1.86	ns				

Table 74. EP20k	Table 74. EP20K200E f _{MAX} ESB Timing Microparameters										
Symbol	-1			-2		-3					
	Min	Мах	Min	Мах	Min	Max					
t _{ESBARC}		1.68		2.06		2.24	ns				
t _{ESBSRC}		2.27		2.77		3.18	ns				
t _{ESBAWC}		3.10		3.86		4.50	ns				
t _{ESBSWC}		2.90		3.67		4.21	ns				
t _{ESBWASU}	0.55		0.67		0.74		ns				
t _{ESBWAH}	0.36		0.46		0.48		ns				
t _{ESBWDSU}	0.69		0.83		0.95		ns				
t _{ESBWDH}	0.36		0.46		0.48		ns				
t _{ESBRASU}	1.61		1.90		2.09		ns				
t _{ESBRAH}	0.00		0.00		0.01		ns				
t _{ESBWESU}	1.42		1.71		2.01		ns				
t _{ESBWEH}	0.00		0.00		0.00		ns				
t _{ESBDATASU}	-0.06		-0.07		0.05		ns				
t _{ESBDATAH}	0.13		0.13		0.13		ns				
t _{ESBWADDRSU}	0.11		0.13		0.31		ns				
t _{ESBRADDRSU}	0.18		0.23		0.39		ns				
t _{ESBDATACO1}		1.09		1.35		1.51	ns				
t _{ESBDATACO2}		2.19		2.75		3.22	ns				
t _{ESBDD}		2.75		3.41		4.03	ns				
t _{PD}		1.58		1.97		2.33	ns				
t _{PTERMSU}	1.00		1.22		1.51		ns				
t _{PTERMCO}		1.10		1.37		1.09	ns				

Table 75. EP20K200E f _{MAX} Routing Delays										
Symbol	-	·1		-2	-3		Unit			
	Min	Max	Min	Max	Min	Max				
t _{F1-4}		0.25		0.27		0.29	ns			
t _{F5-20}		1.02		1.20		1.41	ns			
t _{F20+}		1.99		2.23		2.53	ns			

Table 82. EP	Table 82. EP20K300E Minimum Pulse Width Timing Parameters											
Symbol	-	-1		-2		-3						
	Min	Max	Min	Max	Min	Max						
t _{CH}	1.25		1.43		1.67		ns					
t _{CL}	1.25		1.43		1.67		ns					
t _{CLRP}	0.19		0.26		0.35		ns					
t _{PREP}	0.19		0.26		0.35		ns					
t _{ESBCH}	1.25		1.43		1.67		ns					
t _{ESBCL}	1.25		1.43		1.67		ns					
t _{ESBWP}	1.25		1.71		2.28		ns					
t _{ESBRP}	1.01		1.38		1.84		ns					

Table 83. EP2	Table 83. EP20K300E External Timing Parameters											
Symbol	-1			-2	-3	-3						
	Min	Max	Min	Max	Min	Max						
t _{INSU}	2.31		2.44		2.57		ns					
t _{INH}	0.00		0.00		0.00		ns					
t _{outco}	2.00	5.29	2.00	5.82	2.00	6.24	ns					
tINSUPLL	1.76		1.85		-		ns					
t _{INHPLL}	0.00		0.00		-		ns					
toutcopll	0.50	2.65	0.50	2.95	-	-	ns					

Table 84. EP20K30	Table 84. EP20K300E External Bidirectional Timing Parameters										
Symbol	-1		-:	2	-	Unit					
	Min	Max	Min	Мах	Min	Max					
t _{insubidir}	2.77		2.85		3.11		ns				
t _{inhbidir}	0.00		0.00		0.00		ns				
t _{outcobidir}	2.00	5.29	2.00	5.82	2.00	6.24	ns				
t _{XZBIDIR}		7.59		8.30		9.09	ns				
t _{ZXBIDIR}		7.59		8.30		9.09	ns				
t _{insubidirpll}	2.50		2.76		-		ns				
t _{inhbidirpll}	0.00		0.00		-		ns				
t _{outcobidirpll}	0.50	2.65	0.50	2.95	-	-	ns				
t _{XZBIDIRPLL}		5.00		5.43		-	ns				
t _{ZXBIDIRPLL}		5.00		5.43		-	ns				

Table 104. EP20	K1500E f _{MAX} I	ESB Timing M	icroparamete	ers			
Symbol	-1 Spee	ed Grade	-2 Spe	ed Grade	-3 Spee	Unit	
	Min	Max	Min	Max	Min	Max	
t _{ESBARC}		1.78		2.02		1.95	ns
t _{ESBSRC}		2.52		2.91		3.14	ns
t _{ESBAWC}		3.52		4.11		4.40	ns
t _{ESBSWC}		3.23		3.84		4.16	ns
t _{ESBWASU}	0.62		0.67		0.61		ns
t _{ESBWAH}	0.41		0.55		0.55		ns
t _{ESBWDSU}	0.77		0.79		0.81		ns
t _{ESBWDH}	0.41		0.55		0.55		ns
t _{ESBRASU}	1.74		1.92		1.85		ns
t _{ESBRAH}	0.00		0.01		0.23		ns
t _{ESBWESU}	2.07		2.28		2.41		ns
t _{ESBWEH}	0.00		0.00		0.00		ns
t _{ESBDATASU}	0.25		0.27		0.29		ns
t _{ESBDATAH}	0.13		0.13		0.13		ns
t _{ESBWADDRSU}	0.11		0.04		0.11		ns
t _{ESBRADDRSU}	0.14		0.11		0.16		ns
t _{ESBDATACO1}		1.29		1.50		1.63	ns
t _{ESBDATACO2}		2.55		2.99		3.22	ns
t _{ESBDD}		3.12		3.57		3.85	ns
t _{PD}		1.84		2.13		2.32	ns
t _{PTERMSU}	1.08		1.19		1.32		ns
t _{PTERMCO}		1.31		1.53		1.66	ns

Table 105. EP20K1500E f _{MAX} Routing Delays											
Symbol	-1 Spe	ed Grade	-2 Spe	ed Grade	-3 Speed Grade		Unit				
	Min	Max	Min	Max	Min	Max					
t _{F1-4}		0.28		0.28		0.28	ns				
t _{F5-20}		1.36		1.50		1.62	ns				
t _{F20+}		4.43		4.48		5.07	ns				

Table 108. EP20K1500E External Bidirectional Timing Parameters										
Symbol	-1 Speed Grade		-2 Spee	d Grade	-3 Spee	Unit				
	Min	Max	Min	Max	Min	Max				
t _{insubidir}	3.47		3.68		3.99		ns			
t _{inhbidir}	0.00		0.00		0.00		ns			
toutcobidir	2.00	6.18	2.00	6.81	2.00	7.36	ns			
t _{XZBIDIR}		6.91		7.62		8.38	ns			
t _{ZXBIDIR}		6.91		7.62		8.38	ns			
t _{insubidirpll}	3.05		3.26				ns			
t _{inhbidirpll}	0.00		0.00				ns			
t _{outcobidirpll}	0.50	2.67	0.50	2.99			ns			
t _{XZBIDIRPLL}		3.41		3.80			ns			
t _{ZXBIDIRPLL}		3.41		3.80			ns			

Tables 109 and 110 show selectable I/O standard input and output delays for APEX 20KE devices. If you select an I/O standard input or output delay other than LVCMOS, add or subtract the selected speed grade to or from the LVCMOS value.

Table 109. Selectable I/O Standard Input Delays											
Symbol	-1 Spee	ed Grade	-2 Spec	ed Grade	-3 Spee	d Grade	Unit				
	Min	Max	Min	Max	Min	Max	Min				
LVCMOS		0.00		0.00		0.00	ns				
LVTTL		0.00		0.00		0.00	ns				
2.5 V		0.00		0.04		0.05	ns				
1.8 V		-0.11		0.03		0.04	ns				
PCI		0.01		0.09		0.10	ns				
GTL+		-0.24		-0.23		-0.19	ns				
SSTL-3 Class I		-0.32		-0.21		-0.47	ns				
SSTL-3 Class II		-0.08		0.03		-0.23	ns				
SSTL-2 Class I		-0.17		-0.06		-0.32	ns				
SSTL-2 Class II		-0.16		-0.05		-0.31	ns				
LVDS		-0.12		-0.12		-0.12	ns				
CTT		0.00		0.00		0.00	ns				
AGP		0.00		0.00		0.00	ns				

Г

Table 110. Selectable I/O Standard Output Delays											
Symbol	-1 Speed Grade		-2 Spee	-2 Speed Grade		-3 Speed Grade					
	Min	Max	Min	Max	Min	Max	Min				
LVCMOS		0.00		0.00		0.00	ns				
LVTTL		0.00		0.00		0.00	ns				
2.5 V		0.00		0.09		0.10	ns				
1.8 V		2.49		2.98		3.03	ns				
PCI		-0.03		0.17		0.16	ns				
GTL+		0.75		0.75		0.76	ns				
SSTL-3 Class I		1.39		1.51		1.50	ns				
SSTL-3 Class II		1.11		1.23		1.23	ns				
SSTL-2 Class I		1.35		1.48		1.47	ns				
SSTL-2 Class II		1.00		1.12		1.12	ns				
LVDS		-0.48		-0.48		-0.48	ns				
CTT		0.00		0.00		0.00	ns				
AGP		0.00		0.00		0.00	ns				

Power Consumption

To estimate device power consumption, use the interactive power calculator on the Altera web site at **http://www.altera.com**.

Configuration & Operation

The APEX 20K architecture supports several configuration schemes. This section summarizes the device operating modes and available device configuration schemes.

Operating Modes

The APEX architecture uses SRAM configuration elements that require configuration data to be loaded each time the circuit powers up. The process of physically loading the SRAM data into the device is called configuration. During initialization, which occurs immediately after configuration, the device resets registers, enables I/O pins, and begins to operate as a logic device. The I/O pins are tri-stated during power-up, and before and during configuration. Together, the configuration and initialization processes are called *command mode*; normal device operation is called *user mode*.

Before and during device configuration, all I/O pins are pulled to $\rm V_{\rm CCIO}$ by a built-in weak pull-up resistor.