E·XFL

Intel - EP20K300EFC672-1X Datasheet



Welcome to <u>E-XFL.COM</u>

Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

| Details | |
|--------------------------------|--|
| Product Status | Obsolete |
| Number of LABs/CLBs | 1152 |
| Number of Logic Elements/Cells | 11520 |
| Total RAM Bits | 147456 |
| Number of I/O | 408 |
| Number of Gates | 728000 |
| Voltage - Supply | 1.71V ~ 1.89V |
| Mounting Type | Surface Mount |
| Operating Temperature | 0°C ~ 85°C (TJ) |
| Package / Case | 672-BBGA |
| Supplier Device Package | 672-FBGA (27x27) |
| Purchase URL | https://www.e-xfl.com/product-detail/intel/ep20k300efc672-1x |
| | |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

General Description

APEX[™] 20K devices are the first PLDs designed with the MultiCore architecture, which combines the strengths of LUT-based and productterm-based devices with an enhanced memory structure. LUT-based logic provides optimized performance and efficiency for data-path, registerintensive, mathematical, or digital signal processing (DSP) designs. Product-term-based logic is optimized for complex combinatorial paths, such as complex state machines. LUT- and product-term-based logic combined with memory functions and a wide variety of MegaCore and AMPP functions make the APEX 20K device architecture uniquely suited for system-on-a-programmable-chip designs. Applications historically requiring a combination of LUT-, product-term-, and memory-based devices can now be integrated into one APEX 20K device.

APEX 20KE devices are a superset of APEX 20K devices and include additional features such as advanced I/O standard support, CAM, additional global clocks, and enhanced ClockLock clock circuitry. In addition, APEX 20KE devices extend the APEX 20K family to 1.5 million gates. APEX 20KE devices are denoted with an "E" suffix in the device name (e.g., the EP20K1000E device is an APEX 20KE device). Table 8 compares the features included in APEX 20K and APEX 20KE devices.

| Feature | APEX 20K Devices | APEX 20KE Devices |
|--------------------------------|---|---|
| MultiCore system integration | Full support | Full support |
| SignalTap logic analysis | Full support | Full support |
| 32/64-Bit, 33-MHz PCI | Full compliance in -1, -2 speed grades | Full compliance in -1, -2 speed grades |
| 32/64-Bit, 66-MHz PCI | - | Full compliance in -1 speed grade |
| MultiVolt I/O | 2.5-V or 3.3-V V_{CCIO} V _{CCIO} selected for device Certain devices are 5.0-V tolerant | 1.8-V, 2.5-V, or 3.3-V V _{CCIO} V _{CCIO} selected block-by-block 5.0-V tolerant with use of external resistor |
| ClockLock support | Clock delay reduction 2× and 4× clock multiplication | Clock delay reduction $m/(n \times v)$ or $m/(n \times k)$ clock multiplication Drive ClockLock output off-chip External clock feedback ClockShift LVDS support Up to four PLLs ClockShift, clock phase adjustment |
| Dedicated clock and input pins | Six | Eight |
| I/O standard support | 2.5-V, 3.3-V, 5.0-V I/O 3.3-V PCI Low-voltage complementary metal-oxide semiconductor (LVCMOS) Low-voltage transistor-to-transistor logic (LVTTL) | 1.8-V, 2.5-V, 3.3-V, 5.0-V I/O 2.5-V I/O 3.3-V PCI and PCI-X 3.3-V Advanced Graphics Port (AGP) Center tap terminated (CTT) GTL+ LVCMOS LVTTL True-LVDS and LVPECL data pins (in EP20K300E and larger devices) LVDS and LVPECL signaling (in all BGA and FineLine BGA devices) LVDS and LVPECL data pins up to 156 Mbps (in -1 speed grade devices) HSTL Class I PCI-X SSTL-2 Class I and II SSTL-3 Class I and II |
| Memory support | Dual-port RAM FIFO RAM ROM | CAM Dual-port RAM FIFO RAM ROM |

APEX 20K devices provide two dedicated clock pins and four dedicated input pins that drive register control inputs. These signals ensure efficient distribution of high-speed, low-skew control signals. These signals use dedicated routing channels to provide short delays and low skews. Four of the dedicated inputs drive four global signals. These four global signals can also be driven by internal logic, providing an ideal solution for a clock divider or internally generated asynchronous clear signals with high fan-out. The dedicated clock pins featured on the APEX 20K devices can also feed logic. The devices also feature ClockLock and ClockBoost clock management circuitry. APEX 20KE devices provide two additional dedicated clock pins, for a total of four dedicated clock pins.

MegaLAB Structure

APEX 20K devices are constructed from a series of MegaLABTM structures. Each MegaLAB structure contains a group of logic array blocks (LABs), one ESB, and a MegaLAB interconnect, which routes signals within the MegaLAB structure. The EP20K30E device has 10 LABs, EP20K60E through EP20K600E devices have 16 LABs, and the EP20K1000E and EP20K1500E devices have 24 LABs. Signals are routed between MegaLAB structures and I/O pins via the FastTrack Interconnect. In addition, edge LABs can be driven by I/O pins through the local interconnect. Figure 2 shows the MegaLAB structure.





Each LAB contains dedicated logic for driving control signals to its LEs and ESBs. The control signals include clock, clock enable, asynchronous clear, asynchronous preset, asynchronous load, synchronous clear, and synchronous load signals. A maximum of six control signals can be used at a time. Although synchronous load and clear signals are generally used when implementing counters, they can also be used with other functions.

Each LAB can use two clocks and two clock enable signals. Each LAB's clock and clock enable signals are linked (e.g., any LE in a particular LAB using CLK1 will also use CLKENA1). LEs with the same clock but different clock enable signals either use both clock signals in one LAB or are placed into separate LABs.

If both the rising and falling edges of a clock are used in a LAB, both LABwide clock signals are used.

The LAB-wide control signals can be generated from the LAB local interconnect, global signals, and dedicated clock pins. The inherent low skew of the FastTrack Interconnect enables it to be used for clock distribution. Figure 4 shows the LAB control signal generation circuit.




Figure 4. LAB Control Signal Generation

Notes to Figure 4:

- APEX 20KE devices have four dedicated clocks. (1)
- The LABCLR1 and LABCLR2 signals also control asynchronous load and asynchronous preset for LEs within the (2) LAB.
- (3)The SYNCCLR signal can be generated by the local interconnect or global signals.

LE Operating Modes


The APEX 20K LE can operate in one of the following three modes:

- Normal mode
- Arithmetic mode
- Counter mode

Each mode uses LE resources differently. In each mode, seven available inputs to the LE—the four data inputs from the LAB local interconnect, the feedback from the programmable register, and the carry-in and cascade-in from the previous LE—are directed to different destinations to implement the desired logic function. LAB-wide signals provide clock, asynchronous clear, asynchronous preset, asynchronous load, synchronous clear, synchronous load, and clock enable control for the register. These LAB-wide signals are available in all LE modes.

The Quartus II software, in conjunction with parameterized functions such as LPM and DesignWare functions, automatically chooses the appropriate mode for common functions such as counters, adders, and multipliers. If required, the designer can also create special-purpose functions that specify which LE operating mode to use for optimal performance. Figure 8 shows the LE operating modes.

Figure 13. Product-Term Logic in ESB



Note to Figure 13:

(1) APEX 20KE devices have four dedicated clocks.

Macrocells

APEX 20K macrocells can be configured individually for either sequential or combinatorial logic operation. The macrocell consists of three functional blocks: the logic array, the product-term select matrix, and the programmable register.

Combinatorial logic is implemented in the product terms. The productterm select matrix allocates these product terms for use as either primary logic inputs (to the OR and XOR gates) to implement combinatorial functions, or as parallel expanders to be used to increase the logic available to another macrocell. One product term can be inverted; the Quartus II software uses this feature to perform DeMorgan's inversion for more efficient implementation of wide OR functions. The Quartus II software Compiler can use a NOT-gate push-back technique to emulate an asynchronous preset. Figure 14 shows the APEX 20K macrocell.

Advanced I/O Standard Support

APEX 20KE IOEs support the following I/O standards: LVTTL, LVCMOS, 1.8-V I/O, 2.5-V I/O, 3.3-V PCI, PCI-X, 3.3-V AGP, LVDS, LVPECL, GTL+, CTT, HSTL Class I, SSTL-3 Class I and II, and SSTL-2 Class I and II.



For more information on I/O standards supported by APEX 20KE devices, see *Application Note* 117 (*Using Selectable I/O Standards in Altera Devices*).

The APEX 20KE device contains eight I/O banks. In QFP packages, the banks are linked to form four I/O banks. The I/O banks directly support all standards except LVDS and LVPECL. All I/O banks can support LVDS and LVPECL with the addition of external resistors. In addition, one block within a bank contains circuitry to support high-speed True-LVDS and LVPECL inputs, and another block within a particular bank supports high-speed True-LVDS and LVPECL outputs. The LVDS blocks support all of the I/O standards. Each I/O bank has its own VCCIO pins. A single device can support 1.8-V, 2.5-V, and 3.3-V interfaces; each bank can support a different standard independently. Each bank can also use a separate V_{REF} level so that each bank can support any of the terminated standards (such as SSTL-3) independently. Within a bank, any one of the terminated standards can be supported. EP20K300E and larger APEX 20KE devices support the LVDS interface for data pins (smaller devices support LVDS clock pins, but not data pins). All EP20K300E and larger devices support the LVDS interface for data pins up to 155 Mbit per channel; EP20K400E devices and larger with an X-suffix on the ordering code add a serializer/deserializer circuit and PLL for higher-speed support.

Each bank can support multiple standards with the same VCCIO for output pins. Each bank can support one voltage-referenced I/O standard, but it can support multiple I/O standards with the same VCCIO voltage level. For example, when VCCIO is 3.3 V, a bank can support LVTTL, LVCMOS, 3.3-V PCI, and SSTL-3 for inputs and outputs.

When the LVDS banks are not used as LVDS I/O banks, they support all of the other I/O standards. Figure 29 shows the arrangement of the APEX 20KE I/O banks.

Table 22 shows the JTAG timing parameters and values for APEX 20K devices.

| | 2. AFEA ZUR JIAG IIIIIIIY Falaineleis & values | • | | |
|-------------------|--|-----|-----|------|
| Symbol | Parameter | Min | Max | Unit |
| t _{JCP} | TCK clock period | 100 | | ns |
| t _{JCH} | TCK clock high time | 50 | | ns |
| t _{JCL} | TCK clock low time | 50 | | ns |
| t _{JPSU} | JTAG port setup time | 20 | | ns |
| t _{JPH} | JTAG port hold time | 45 | | ns |
| t _{JPCO} | JTAG port clock to output | | 25 | ns |
| t _{JPZX} | JTAG port high impedance to valid output | | 25 | ns |
| t _{JPXZ} | JTAG port valid output to high impedance | | 25 | ns |
| t _{JSSU} | Capture register setup time | 20 | | ns |
| t _{JSH} | Capture register hold time | 45 | | ns |
| t _{JSCO} | Update register clock to output | | 35 | ns |
| t _{JSZX} | Update register high impedance to valid output | | 35 | ns |
| t _{JSXZ} | Update register valid output to high impedance | | 35 | ns |

Table 22. APEX 20K JTAG Timing Parameters & Values

For more information, see the following documents:

- Application Note 39 (IEEE Std. 1149.1 (JTAG) Boundary-Scan Testing in Altera Devices)
- Jam Programming & Test Language Specification

Generic Testing

Each APEX 20K device is functionally tested. Complete testing of each configurable static random access memory (SRAM) bit and all logic functionality ensures 100% yield. AC test measurements for APEX 20K devices are made under conditions equivalent to those shown in Figure 32. Multiple test patterns can be used to configure devices during all stages of the production flow.

All specifications are always representative of worst-case supply voltage and junction temperature conditions. All output-pin-timing specifications are reported for maximum driver strength.

Figure 36 shows the f_{MAX} timing model for APEX 20K devices.




Figure 37 shows the f_{MAX} timing model for APEX 20KE devices. These parameters can be used to estimate f_{MAX} for multiple levels of logic. Quartus II software timing analysis should be used for more accurate timing information.




Figure 40. Synchronous Bidirectional Pin External Timing

Notes to Figure 40:

- (1) The output enable and input registers are LE registers in the LAB adjacent to a bidirectional row pin. The output enable register is set with "Output Enable Routing= Signal-Pin" option in the Quartus II software.
- (2) The LAB adjacent input register is set with "Decrease Input Delay to Internal Cells= Off". This maintains a zero hold time for lab adjacent registers while giving a fast, position independent setup time. A faster setup time with zero hold time is possible by setting "Decrease Input Delay to Internal Cells= ON" and moving the input register farther away from the bidirectional pin. The exact position where zero hold occurs with the minimum setup time, varies with device density and speed grade.

Table 31 describes the f_{MAX} timing parameters shown in Figure 36 on page 68.

| Table 31. APEX 2 | OK f _{MAX} Timing Parameters (Part 1 of 2) |
|-------------------------|--|
| Symbol | Parameter |
| t _{SU} | LE register setup time before clock |
| t _H | LE register hold time after clock |
| t _{CO} | LE register clock-to-output delay |
| t _{LUT} | LUT delay for data-in |
| t _{ESBRC} | ESB Asynchronous read cycle time |
| t _{ESBWC} | ESB Asynchronous write cycle time |
| t _{ESBWESU} | ESB WE setup time before clock when using input register |
| t _{ESBDATASU} | ESB data setup time before clock when using input register |
| t _{ESBDATAH} | ESB data hold time after clock when using input register |
| t _{ESBADDRSU} | ESB address setup time before clock when using input registers |
| t _{ESBDATACO1} | ESB clock-to-output delay when using output registers |

| Symbol | -1 Spee | d Grade | -2 Spee | -2 Speed Grade | | -3 Speed Grade | |
|-------------------------|---------|---------|---------|----------------|-----|----------------|----|
| | Min | Мах | Min | Max | Min | Max | |
| t _{SU} | 0.5 | | 0.6 | | 0.8 | | ns |
| t _H | 0.7 | | 0.8 | | 1.0 | | ns |
| t _{co} | | 0.3 | | 0.4 | | 0.5 | ns |
| t _{lut} | | 0.8 | | 1.0 | | 1.3 | ns |
| t _{ESBRC} | | 1.7 | | 2.1 | | 2.4 | ns |
| t _{ESBWC} | | 5.7 | | 6.9 | | 8.1 | ns |
| t _{ESBWESU} | 3.3 | | 3.9 | | 4.6 | | ns |
| t _{ESBDATASU} | 2.2 | | 2.7 | | 3.1 | | ns |
| t _{ESBDATAH} | 0.6 | | 0.8 | | 0.9 | | ns |
| t _{ESBADDRSU} | 2.4 | | 2.9 | | 3.3 | | ns |
| t _{ESBDATACO1} | | 1.3 | | 1.6 | | 1.8 | ns |
| t _{ESBDATACO2} | | 2.6 | | 3.1 | | 3.6 | ns |
| t _{ESBDD} | | 2.5 | | 3.3 | | 3.6 | ns |
| t _{PD} | | 2.5 | | 3.0 | | 3.6 | ns |
| t _{PTERMSU} | 2.3 | | 2.7 | | 3.2 | | ns |
| t _{PTERMCO} | | 1.5 | | 1.8 | | 2.1 | ns |
| t _{F1-4} | | 0.5 | | 0.6 | | 0.7 | ns |
| t _{F5-20} | | 1.6 | | 1.7 | | 1.8 | ns |
| t _{F20+} | | 2.2 | | 2.2 | | 2.3 | ns |
| t _{CH} | 2.0 | | 2.5 | | 3.0 | | ns |
| t _{CL} | 2.0 | | 2.5 | | 3.0 | | ns |
| t _{CLRP} | 0.3 | | 0.4 | | 0.4 | | ns |
| t _{PREP} | 0.4 | | 0.5 | | 0.5 | | ns |
| t _{ESBCH} | 2.0 | | 2.5 | | 3.0 | | ns |
| t _{ESBCL} | 2.0 | | 2.5 | | 3.0 | | ns |
| t _{ESBWP} | 1.6 | | 1.9 | | 2.2 | | ns |
| t _{ESBRP} | 1.0 | | 1.3 | | 1.4 | | ns |

| Symbol | - | -1 | | -2 | | -3 | | |
|-------------------------|------|------|------|------|------|------|----|--|
| | Min | Max | Min | Max | Min | Max | | |
| t _{ESBARC} | | 1.83 | | 2.57 | | 3.79 | ns | |
| t _{ESBSRC} | | 2.46 | | 3.26 | | 4.61 | ns | |
| t _{ESBAWC} | | 3.50 | | 4.90 | | 7.23 | ns | |
| t _{ESBSWC} | | 3.77 | | 4.90 | | 6.79 | ns | |
| t _{ESBWASU} | 1.59 | | 2.23 | | 3.29 | | ns | |
| t _{ESBWAH} | 0.00 | | 0.00 | | 0.00 | | ns | |
| t _{ESBWDSU} | 1.75 | | 2.46 | | 3.62 | | ns | |
| t _{ESBWDH} | 0.00 | | 0.00 | | 0.00 | | ns | |
| t _{ESBRASU} | 1.76 | | 2.47 | | 3.64 | | ns | |
| t _{ESBRAH} | 0.00 | | 0.00 | | 0.00 | | ns | |
| t _{ESBWESU} | 1.68 | | 2.49 | | 3.87 | | ns | |
| t _{ESBWEH} | 0.00 | | 0.00 | | 0.00 | | ns | |
| t _{ESBDATASU} | 0.08 | | 0.43 | | 1.04 | | ns | |
| t _{ESBDATAH} | 0.13 | | 0.13 | | 0.13 | | ns | |
| t _{ESBWADDRSU} | 0.29 | | 0.72 | | 1.46 | | ns | |
| t _{ESBRADDRSU} | 0.36 | | 0.81 | | 1.58 | | ns | |
| t _{ESBDATACO1} | | 1.06 | | 1.24 | | 1.55 | ns | |
| t _{ESBDATACO2} | | 2.39 | | 3.35 | | 4.94 | ns | |
| t _{ESBDD} | | 3.50 | | 4.90 | | 7.23 | ns | |
| t _{PD} | | 1.72 | | 2.41 | | 3.56 | ns | |
| t _{PTERMSU} | 0.99 | | 1.56 | | 2.55 | | ns | |
| t _{PTERMCO} | | 1.07 | | 1.26 | | 1.08 | ns | |

| Symbol | -1 | | - | -2 | | -3 | |
|-------------------------|-------|------|-------|------|-------|------|----|
| | Min | Max | Min | Max | Min | Max | 1 |
| t _{ESBARC} | | 1.61 | | 1.84 | | 1.97 | ns |
| t _{ESBSRC} | | 2.57 | | 2.97 | | 3.20 | ns |
| t _{ESBAWC} | | 0.52 | | 4.09 | | 4.39 | ns |
| t _{ESBSWC} | | 3.17 | | 3.78 | | 4.09 | ns |
| t _{ESBWASU} | 0.56 | | 6.41 | | 0.63 | | ns |
| t _{ESBWAH} | 0.48 | | 0.54 | | 0.55 | | ns |
| t _{ESBWDSU} | 0.71 | | 0.80 | | 0.81 | | ns |
| t _{ESBWDH} | .048 | | 0.54 | | 0.55 | | ns |
| t _{ESBRASU} | 1.57 | | 1.75 | | 1.87 | | ns |
| t _{ESBRAH} | 0.00 | | 0.00 | | 0.20 | | ns |
| t _{ESBWESU} | 1.54 | | 1.72 | | 1.80 | | ns |
| t _{ESBWEH} | 0.00 | | 0.00 | | 0.00 | | ns |
| t _{ESBDATASU} | -0.16 | | -0.20 | | -0.20 | | ns |
| t _{ESBDATAH} | 0.13 | | 0.13 | | 0.13 | | ns |
| t _{ESBWADDRSU} | 0.12 | | 0.08 | | 0.13 | | ns |
| t _{ESBRADDRSU} | 0.17 | | 0.15 | | 0.19 | | ns |
| t _{ESBDATACO1} | | 1.20 | | 1.39 | | 1.52 | ns |
| t _{ESBDATACO2} | | 2.54 | | 2.99 | | 3.22 | ns |
| t _{ESBDD} | | 3.06 | | 3.56 | | 3.85 | ns |
| t _{PD} | | 1.73 | | 2.02 | | 2.20 | ns |
| t _{PTERMSU} | 1.11 | | 1.26 | | 1.38 | | ns |
| t _{PTERMCO} | | 1.19 | | 1.40 | | 1.08 | ns |

| Table 63. EP20K100E f _{MAX} Routing Delays | | | | | | | | | | |
|---|-----|------|-----|------|-----|------|----|--|--|--|
| Symbol | - | 1 | -2 | | -; | Unit | | | | |
| | Min | Max | Min | Max | Min | Мах | | | | |
| t _{F1-4} | | 0.24 | | 0.27 | | 0.29 | ns | | | |
| t _{F5-20} | | 1.04 | | 1.26 | | 1.52 | ns | | | |
| t _{F20+} | | 1.12 | | 1.36 | | 1.86 | ns | | | |

| Symbol | -1 | l | - | 2 | -3 | | Unit |
|--------------------|------|-----|------|-----|------|-----|------|
| | Min | Max | Min | Max | Min | Max | |
| t _{CH} | 1.36 | | 2.44 | | 2.65 | | ns |
| t _{CL} | 1.36 | | 2.44 | | 2.65 | | ns |
| t _{CLRP} | 0.18 | | 0.19 | | 0.21 | | ns |
| t _{PREP} | 0.18 | | 0.19 | | 0.21 | | ns |
| t _{ESBCH} | 1.36 | | 2.44 | | 2.65 | | ns |
| t _{ESBCL} | 1.36 | | 2.44 | | 2.65 | | ns |
| t _{ESBWP} | 1.18 | | 1.48 | | 1.76 | | ns |
| t _{ESBRP} | 0.95 | | 1.17 | | 1.41 | | ns |

| Table 77. EP20K200E External Timing Parameters | | | | | | | | | | |
|--|------|------|------|------|------|------|----|--|--|--|
| Symbol | - | 1 | , | -2 | | -3 | | | | |
| | Min | Max | Min | Max | Min | Max | | | | |
| t _{INSU} | 2.24 | | 2.35 | | 2.47 | | ns | | | |
| t _{INH} | 0.00 | | 0.00 | | 0.00 | | ns | | | |
| t _{outco} | 2.00 | 5.12 | 2.00 | 5.62 | 2.00 | 6.11 | ns | | | |
| t _{INSUPLL} | 2.13 | | 2.07 | | - | | ns | | | |
| t _{INHPLL} | 0.00 | | 0.00 | | - | | ns | | | |
| t _{outcopll} | 0.50 | 3.01 | 0.50 | 3.36 | - | - | ns | | | |

| Symbol | -1 Speed Grade | | -2 Spee | ed Grade | -3 Spee | Unit | |
|-------------------------|----------------|------|---------|----------|---------|------|----|
| | Min | Max | Min | Max | Min | Max | |
| t _{ESBARC} | | 1.67 | | 2.39 | | 3.11 | ns |
| t _{ESBSRC} | | 2.27 | | 3.07 | | 3.86 | ns |
| t _{ESBAWC} | | 3.19 | | 4.56 | | 5.93 | ns |
| t _{ESBSWC} | | 3.51 | | 4.62 | | 5.72 | ns |
| t _{ESBWASU} | 1.46 | | 2.08 | | 2.70 | | ns |
| t _{ESBWAH} | 0.00 | | 0.00 | | 0.00 | | ns |
| t _{ESBWDSU} | 1.60 | | 2.29 | | 2.97 | | ns |
| t _{ESBWDH} | 0.00 | | 0.00 | | 0.00 | | ns |
| t _{ESBRASU} | 1.61 | | 2.30 | | 2.99 | | ns |
| t _{ESBRAH} | 0.00 | | 0.00 | | 0.00 | | ns |
| t _{ESBWESU} | 1.49 | | 2.30 | | 3.11 | | ns |
| t _{ESBWEH} | 0.00 | | 0.00 | | 0.00 | | ns |
| t _{ESBDATASU} | -0.01 | | 0.35 | | 0.71 | | ns |
| t _{ESBDATAH} | 0.13 | | 0.13 | | 0.13 | | ns |
| t _{ESBWADDRSU} | 0.19 | | 0.62 | | 1.06 | | ns |
| t _{ESBRADDRSU} | 0.25 | | 0.71 | | 1.17 | | ns |
| t _{ESBDATACO1} | | 1.01 | | 1.19 | | 1.37 | ns |
| t _{ESBDATACO2} | | 2.18 | | 3.12 | | 4.05 | ns |
| t _{ESBDD} | | 3.19 | | 4.56 | | 5.93 | ns |
| t _{PD} | | 1.57 | | 2.25 | | 2.92 | ns |
| t _{PTERMSU} | 0.85 | | 1.43 | | 2.01 | | ns |
| t _{PTERMCO} | | 1.03 | | 1.21 | | 1.39 | ns |

| Table 93. EP2 | Table 93. EP20K600E f _{MAX} Routing Delays | | | | | | | | | | | |
|--------------------|---|----------|--------|----------|---------|---------|------|--|--|--|--|--|
| Symbol | -1 Spee | ed Grade | -2 Spe | ed Grade | -3 Spee | d Grade | Unit | | | | | |
| | Min | Max | Min | Max | Min | Мах | | | | | | |
| t _{F1-4} | | 0.22 | | 0.25 | | 0.26 | ns | | | | | |
| t _{F5-20} | | 1.26 | | 1.39 | | 1.52 | ns | | | | | |
| t _{F20+} | | 3.51 | | 3.88 | | 4.26 | ns | | | | | |

Tables 97 through 102 describe f_{MAX} LE Timing Microparameters, f_{MAX} ESB Timing Microparameters, f_{MAX} Routing Delays, Minimum Pulse Width Timing Parameters, External Timing Parameters, and External Bidirectional Timing Parameters for EP20K1000E APEX 20KE devices.

| Table 97. EP20K1000E f _{MAX} LE Timing Microparameters | | | | | | | |
|---|---------|---------|----------------|------|----------------|------|------|
| Symbol | -1 Spee | d Grade | -2 Speed Grade | | -3 Speed Grade | | Unit |
| | Min | Мах | Min | Max | Min | Max | |
| t _{SU} | 0.25 | | 0.25 | | 0.25 | | ns |
| t _H | 0.25 | | 0.25 | | 0.25 | | ns |
| t _{CO} | | 0.28 | | 0.32 | | 0.33 | ns |
| t _{LUT} | | 0.80 | | 0.95 | | 1.13 | ns |

| Symbol | -1 Speed Grade | | -2 Speed Grade | | -3 Speed Grade | | Unit |
|-------------------------|----------------|------|----------------|------|----------------|------|------|
| | Min | Max | Min | Max | Min | Max | 7 |
| t _{ESBARC} | | 1.78 | | 2.02 | | 1.95 | ns |
| t _{ESBSRC} | | 2.52 | | 2.91 | | 3.14 | ns |
| t _{ESBAWC} | | 3.52 | | 4.11 | | 4.40 | ns |
| t _{ESBSWC} | | 3.23 | | 3.84 | | 4.16 | ns |
| t _{ESBWASU} | 0.62 | | 0.67 | | 0.61 | | ns |
| t _{ESBWAH} | 0.41 | | 0.55 | | 0.55 | | ns |
| t _{ESBWDSU} | 0.77 | | 0.79 | | 0.81 | | ns |
| t _{ESBWDH} | 0.41 | | 0.55 | | 0.55 | | ns |
| t _{ESBRASU} | 1.74 | | 1.92 | | 1.85 | | ns |
| t _{ESBRAH} | 0.00 | | 0.01 | | 0.23 | | ns |
| t _{ESBWESU} | 2.07 | | 2.28 | | 2.41 | | ns |
| t _{ESBWEH} | 0.00 | | 0.00 | | 0.00 | | ns |
| t _{ESBDATASU} | 0.25 | | 0.27 | | 0.29 | | ns |
| t _{ESBDATAH} | 0.13 | | 0.13 | | 0.13 | | ns |
| t _{ESBWADDRSU} | 0.11 | | 0.04 | | 0.11 | | ns |
| t _{ESBRADDRSU} | 0.14 | | 0.11 | | 0.16 | | ns |
| t _{ESBDATACO1} | | 1.29 | | 1.50 | | 1.63 | ns |
| t _{ESBDATACO2} | | 2.55 | | 2.99 | | 3.22 | ns |
| t _{ESBDD} | | 3.12 | | 3.57 | | 3.85 | ns |
| t _{PD} | | 1.84 | | 2.13 | | 2.32 | ns |
| t _{PTERMSU} | 1.08 | | 1.19 | | 1.32 | | ns |
| t _{PTERMCO} | | 1.31 | | 1.53 | | 1.66 | ns |

Г

٦

| Symbol | -1 Speed Grade | | -2 Speed Grade | | -3 Speed Grade | | Unit |
|--------------------|----------------|-----|----------------|-----|----------------|-----|------|
| | Min | Max | Min | Max | Min | Мах | 1 |
| t _{CH} | 1.25 | | 1.43 | | 1.67 | | ns |
| t _{CL} | 1.25 | | 1.43 | | 1.67 | | ns |
| t _{CLRP} | 0.20 | | 0.20 | | 0.20 | | ns |
| t _{PREP} | 0.20 | | 0.20 | | 0.20 | | ns |
| t _{ESBCH} | 1.25 | | 1.43 | | 1.67 | | ns |
| t _{ESBCL} | 1.25 | | 1.43 | | 1.67 | | ns |
| t _{ESBWP} | 1.28 | | 1.51 | | 1.65 | | ns |
| t _{ESBRP} | 1.11 | | 1.29 | | 1.41 | | ns |

| Table 107. EP20K1500E External Timing Parameters | | | | | | | |
|--|----------------|------|----------------|------|----------------|------|------|
| Symbol | -1 Speed Grade | | -2 Speed Grade | | -3 Speed Grade | | Unit |
| | Min | Max | Min | Max | Min | Max | 1 |
| tINSU | 3.09 | | 3.30 | | 3.58 | | ns |
| t _{INH} | 0.00 | | 0.00 | | 0.00 | | ns |
| t _{outco} | 2.00 | 6.18 | 2.00 | 6.81 | 2.00 | 7.36 | ns |
| tINSUPLL | 1.94 | | 2.08 | | - | | ns |
| t _{INHPLL} | 0.00 | | 0.00 | | - | | ns |
| toutcopll | 0.50 | 2.67 | 0.50 | 2.99 | - | - | ns |

SRAM configuration elements allow APEX 20K devices to be reconfigured in-circuit by loading new configuration data into the device. Real-time reconfiguration is performed by forcing the device into command mode with a device pin, loading different configuration data, reinitializing the device, and resuming usermode operation. In-field upgrades can be performed by distributing new configuration files.

Configuration Schemes

The configuration data for an APEX 20K device can be loaded with one of five configuration schemes (see Table 111), chosen on the basis of the target application. An EPC2 or EPC16 configuration device, intelligent controller, or the JTAG port can be used to control the configuration of an APEX 20K device. When a configuration device is used, the system can configure automatically at system power-up.

Multiple APEX 20K devices can be configured in any of five configuration schemes by connecting the configuration enable (nCE) and configuration enable output (nCEO) pins on each device.

| Table 111. Data Sources for Configuration | | | | |
|---|---|--|--|--|
| Configuration Scheme | Data Source | | | |
| Configuration device | EPC1, EPC2, EPC16 configuration devices | | | |
| Passive serial (PS) | MasterBlaster or ByteBlasterMV download cable or serial data source | | | |
| Passive parallel asynchronous (PPA) | Parallel data source | | | |
| Passive parallel synchronous (PPS) | Parallel data source | | | |
| JTAG | MasterBlaster or ByteBlasterMV download cable or a microprocessor | | | |
| | with a Jam or JBC File | | | |



For more information on configuration, see *Application Note* 116 (*Configuring APEX 20K, FLEX 10K, & FLEX 6000 Devices.*)

Device Pin-Outs

See the Altera web site (http://www.altera.com) or the *Altera Digital Library* for pin-out information



101 Innovation Drive San Jose, CA 95134 (408) 544-7000 http://www.altera.com Applications Hotline: (800) 800-EPLD Customer Marketing: (408) 544-7104 Literature Services: lit_req@altera.com Copyright © 2004 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and service marks of Altera Corporation in the U.S. and other countries. All other product or service names are the property of their respective holders. Altera products are protected under numerous U.S. and foreign patents and pending applications, mask work rights, and copyrights. Altera warrants performance of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes

to any products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Altera Corporation. Altera customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.



Altera Corporation