E·XFL

Intel - EP20K300EFI672-2X Datasheet



Welcome to <u>E-XFL.COM</u>

Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

Product Status	Obsolete
Number of LABs/CLBs	1152
Number of Logic Elements/Cells	11520
Total RAM Bits	147456
Number of I/O	408
Number of Gates	728000
Voltage - Supply	1.71V ~ 1.89V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 100°C (TJ)
Package / Case	672-BBGA
Supplier Device Package	672-FBGA (27x27)
Purchase URL	https://www.e-xfl.com/product-detail/intel/ep20k300efi672-2x

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Table 5. APEX 20K FineLine BGA Package Options & I/O Count Notes (1), (2)									
Device	144 Pin	324 Pin	484 Pin	672 Pin	1,020 Pin				
EP20K30E	93	128							
EP20K60E	93	196							
EP20K100		252							
EP20K100E	93	246							
EP20K160E			316						
EP20K200			382						
EP20K200E			376	376					
EP20K300E				408					
EP20K400				502 (3)					
EP20K400E				488 (3)					
EP20K600E				508 (3)	588				
EP20K1000E				508 (3)	708				
EP20K1500E					808				

Notes to Tables 4 and 5:

г

- (1) I/O counts include dedicated input and clock pins.
- (2) APEX 20K device package types include thin quad flat pack (TQFP), plastic quad flat pack (PQFP), power quad flat pack (RQFP), 1.27-mm pitch ball-grid array (BGA), 1.00-mm pitch FineLine BGA, and pin-grid array (PGA) packages.
- (3) This device uses a thermally enhanced package, which is taller than the regular package. Consult the *Altera Device Package Information Data Sheet* for detailed package size information.

Table 6. APEX 20K QFP, BGA & PGA Package Sizes									
Feature	144-Pin TQFP	208-Pin QFP	240-Pin QFP	356-Pin BGA	652-Pin BGA	655-Pin PGA			
Pitch (mm)	0.50	0.50	0.50	1.27	1.27	-			
Area (mm ²)	484	924	1,218	1,225	2,025	3,906			
$\begin{array}{l} \text{Length} \times \text{Width} \\ \text{(mm} \times \text{mm)} \end{array}$	22 × 22	30.4 × 30.4	34.9 × 34.9	35 × 35	45 × 45	62.5 × 62.5			

Table 7. APEX 20K FineLine BGA Package Sizes								
Feature	144 Pin	324 Pin	484 Pin	672 Pin	1,020 Pin			
Pitch (mm)	1.00	1.00	1.00	1.00	1.00			
Area (mm ²)	169	361	529	729	1,089			
$\text{Length} \times \text{Width} \text{ (mm} \times \text{mm)}$	13 × 13	19×19	23 × 23	27 × 27	33 × 33			

1

All APEX 20K devices are reconfigurable and are 100% tested prior to shipment. As a result, test vectors do not have to be generated for fault coverage purposes. Instead, the designer can focus on simulation and design verification. In addition, the designer does not need to manage inventories of different application-specific integrated circuit (ASIC) designs; APEX 20K devices can be configured on the board for the specific functionality required.

APEX 20K devices are configured at system power-up with data stored in an Altera serial configuration device or provided by a system controller. Altera offers in-system programmability (ISP)-capable EPC1, EPC2, and EPC16 configuration devices, which configure APEX 20K devices via a serial data stream. Moreover, APEX 20K devices contain an optimized interface that permits microprocessors to configure APEX 20K devices serially or in parallel, and synchronously or asynchronously. The interface also enables microprocessors to treat APEX 20K devices as memory and configure the device by writing to a virtual memory location, making reconfiguration easy.

After an APEX 20K device has been configured, it can be reconfigured in-circuit by resetting the device and loading new data. Real-time changes can be made during system operation, enabling innovative reconfigurable computing applications.

APEX 20K devices are supported by the Altera Quartus II development system, a single, integrated package that offers HDL and schematic design entry, compilation and logic synthesis, full simulation and worst-case timing analysis, SignalTap logic analysis, and device configuration. The Quartus II software runs on Windows-based PCs, Sun SPARCstations, and HP 9000 Series 700/800 workstations.

The Quartus II software provides NativeLink interfaces to other industrystandard PC- and UNIX workstation-based EDA tools. For example, designers can invoke the Quartus II software from within third-party design tools. Further, the Quartus II software contains built-in optimized synthesis libraries; synthesis tools can use these libraries to optimize designs for APEX 20K devices. For example, the Synopsys Design Compiler library, supplied with the Quartus II development system, includes DesignWare functions optimized for the APEX 20K architecture. Each LE has two outputs that drive the local, MegaLAB, or FastTrack Interconnect routing structure. Each output can be driven independently by the LUT's or register's output. For example, the LUT can drive one output while the register drives the other output. This feature, called register packing, improves device utilization because the register and the LUT can be used for unrelated functions. The LE can also drive out registered and unregistered versions of the LUT output.

The APEX 20K architecture provides two types of dedicated high-speed data paths that connect adjacent LEs without using local interconnect paths: carry chains and cascade chains. A carry chain supports high-speed arithmetic functions such as counters and adders, while a cascade chain implements wide-input functions such as equality comparators with minimum delay. Carry and cascade chains connect LEs 1 through 10 in an LAB and all LABs in the same MegaLAB structure.

Carry Chain

The carry chain provides a very fast carry-forward function between LEs. The carry-in signal from a lower-order bit drives forward into the higherorder bit via the carry chain, and feeds into both the LUT and the next portion of the carry chain. This feature allows the APEX 20K architecture to implement high-speed counters, adders, and comparators of arbitrary width. Carry chain logic can be created automatically by the Quartus II software Compiler during design processing, or manually by the designer during design entry. Parameterized functions such as library of parameterized modules (LPM) and DesignWare functions automatically take advantage of carry chains for the appropriate functions.

The Quartus II software Compiler creates carry chains longer than ten LEs by linking LABs together automatically. For enhanced fitting, a long carry chain skips alternate LABs in a MegaLAB[™] structure. A carry chain longer than one LAB skips either from an even-numbered LAB to the next even-numbered LAB, or from an odd-numbered LAB to the next odd-numbered LAB. For example, the last LE of the first LAB in the upper-left MegaLAB structure carries to the first LE of the third LAB in the MegaLAB structure.

Figure 6 shows how an *n*-bit full adder can be implemented in n + 1 LEs with the carry chain. One portion of the LUT generates the sum of two bits using the input signals and the carry-in signal; the sum is routed to the output of the LE. The register can be bypassed for simple adders or used for accumulator functions. Another portion of the LUT and the carry chain logic generates the carry-out signal, which is routed directly to the carry-in signal of the next-higher-order bit. The final carry-out signal is routed to an LE, where it is driven onto the local, MegaLAB, or FastTrack Interconnect routing structures.





A row line can be driven directly by LEs, IOEs, or ESBs in that row. Further, a column line can drive a row line, allowing an LE, IOE, or ESB to drive elements in a different row via the column and row interconnect. The row interconnect drives the MegaLAB interconnect to drive LEs, IOEs, or ESBs in a particular MegaLAB structure.

A column line can be directly driven by LEs, IOEs, or ESBs in that column. A column line on a device's left or right edge can also be driven by row IOEs. The column line is used to route signals from one row to another. A column line can drive a row line; it can also drive the MegaLAB interconnect directly, allowing faster connections between rows.

Figure 10 shows how the FastTrack Interconnect uses the local interconnect to drive LEs within MegaLAB structures.



Figure 10. FastTrack Connection to Local Interconnect

The programmable register also supports an asynchronous clear function. Within the ESB, two asynchronous clears are generated from global signals and the local interconnect. Each macrocell can either choose between the two asynchronous clear signals or choose to not be cleared. Either of the two clear signals can be inverted within the ESB. Figure 15 shows the ESB control logic when implementing product-terms.



Figure 15. ESB Product-Term Mode Control Logic

(1) APEX 20KE devices have four dedicated clocks.

Parallel Expanders

Parallel expanders are unused product terms that can be allocated to a neighboring macrocell to implement fast, complex logic functions. Parallel expanders allow up to 32 product terms to feed the macrocell OR logic directly, with two product terms provided by the macrocell and 30 parallel expanders provided by the neighboring macrocells in the ESB.

The Quartus II software Compiler can allocate up to 15 sets of up to two parallel expanders per set to the macrocells automatically. Each set of two parallel expanders incurs a small, incremental timing delay. Figure 16 shows the APEX 20K parallel expanders.

Table 10 describes the APEX 20K programmable delays and their logic options in the Quartus II software.

Table 10. APEX 20K Programmable Delay Chains						
Programmable Delays	Quartus II Logic Option					
Input pin to core delay	Decrease input delay to internal cells					
Input pin to input register delay	Decrease input delay to input register					
Core to output register delay	Decrease input delay to output register					
Output register t_{CO} delay	Increase delay to output pin					

The Quartus II software compiler can program these delays automatically to minimize setup time while providing a zero hold time. Figure 25 shows how fast bidirectional I/Os are implemented in APEX 20K devices.

The register in the APEX 20K IOE can be programmed to power-up high or low after configuration is complete. If it is programmed to power-up low, an asynchronous clear can control the register. If it is programmed to power-up high, the register cannot be asynchronously cleared or preset. This feature is useful for cases where the APEX 20K device controls an active-low input or another device; it prevents inadvertent activation of the input upon power-up.

Each IOE drives a row, column, MegaLAB, or local interconnect when used as an input or bidirectional pin. A row IOE can drive a local, MegaLAB, row, and column interconnect; a column IOE can drive the column interconnect. Figure 27 shows how a row IOE connects to the interconnect.





Figure 29. APEX 20KE I/O Banks

Notes to Figure 29:

- For more information on placing I/O pins in LVDS blocks, refer to the Guidelines for Using LVDS Blocks section in Application Note 120 (Using LVDS in APEX 20KE Devices).
- (2) If the LVDS input and output blocks are not used for LVDS, they can support all of the I/O standards and can be used as input, output, or bidirectional pins with V_{CCIO} set to 3.3 V, 2.5 V, or 1.8 V.

Power Sequencing & Hot Socketing

Because APEX 20K and APEX 20KE devices can be used in a mixedvoltage environment, they have been designed specifically to tolerate any possible power-up sequence. Therefore, the V_{CCIO} and V_{CCINT} power supplies may be powered in any order.

For more information, please refer to the "Power Sequencing Considerations" section in the *Configuring APEX 20KE & APEX 20KC Devices* chapter of the *Configuration Devices Handbook*.

Signals can be driven into APEX 20K devices before and during power-up without damaging the device. In addition, APEX 20K devices do not drive out during power-up. Once operating conditions are reached and the device is configured, APEX 20K and APEX 20KE devices operate as specified by the user.



Figure 34 shows the typical output drive characteristics of APEX 20K devices with 3.3-V and 2.5-V V_{CCIO}. The output driver is compatible with the 3.3-V *PCI Local Bus Specification, Revision 2.2* (when VCCIO pins are connected to 3.3 V). 5-V tolerant APEX 20K devices in the -1 speed grade are 5-V PCI compliant over all operating conditions.







Altera Corporation

Table 41. EP20K	200 f _{MAX} Timi	ng Paramete	rs				
Symbol	-1 Spee	d Grade	-2 Spee	-2 Speed Grade		ed Grade	Units
	Min	Max	Min	Max	Min	Max	
t _{SU}	0.5		0.6		0.8		ns
t _H	0.7		0.8		1.0		ns
t _{CO}		0.3		0.4		0.5	ns
t _{LUT}		0.8		1.0		1.3	ns
t _{ESBRC}		1.7		2.1		2.4	ns
t _{ESBWC}		5.7		6.9		8.1	ns
t _{ESBWESU}	3.3		3.9		4.6		ns
t _{ESBDATASU}	2.2		2.7		3.1		ns
t _{ESBDATAH}	0.6		0.8		0.9		ns
t _{ESBADDRSU}	2.4		2.9		3.3		ns
t _{ESBDATACO1}		1.3		1.6		1.8	ns
t _{ESBDATACO2}		2.6		3.1		3.6	ns
t _{ESBDD}		2.5		3.3		3.6	ns
t _{PD}		2.5		3.0		3.6	ns
t _{PTERMSU}	2.3		2.7		3.2		ns
t _{PTERMCO}		1.5		1.8		2.1	ns
t _{F1-4}		0.5		0.6		0.7	ns
t _{F5-20}		1.6		1.7		1.8	ns
t _{F20+}		2.2		2.2		2.3	ns
t _{CH}	2.0		2.5		3.0		ns
t _{CL}	2.0		2.5		3.0		ns
t _{CLRP}	0.3		0.4		0.4		ns
t _{PREP}	0.4		0.5		0.5		ns
t _{ESBCH}	2.0		2.5		3.0		ns
t _{ESBCL}	2.0		2.5		3.0		ns
t _{ESBWP}	1.6		1.9		2.2		ns
t _{ESBRP}	1.0		1.3		1.4		ns

Table 57. EP20K60E f _{MAX} Routing Delays									
Symbol		·1	-2		-3		Unit		
	Min	Max	Min	Max	Min	Max			
t _{F1-4}		0.24		0.26		0.30	ns		
t _{F5-20}		1.45		1.58		1.79	ns		
t _{F20+}		1.96		2.14		2.45	ns		

Table 58. EP20K60E Minimum Pulse Width Timing Parameters										
Symbol	-	1	-	-2		}	Unit			
	Min	Max	Min	Max	Min	Min Max				
t _{CH}	2.00		2.50		2.75		ns			
t _{CL}	2.00		2.50		2.75		ns			
t _{CLRP}	0.20		0.28		0.41		ns			
t _{PREP}	0.20		0.28		0.41		ns			
t _{ESBCH}	2.00		2.50		2.75		ns			
t _{ESBCL}	2.00		2.50		2.75		ns			
t _{ESBWP}	1.29		1.80		2.66		ns			
t _{ESBRP}	1.04		1.45		2.14		ns			

Table 59. EP20K60E External Timing Parameters										
Symbol	-1			-2	-3	Unit				
	Min	Max	Min	Max	Min	Max				
t _{INSU}	2.03		2.12		2.23		ns			
t _{INH}	0.00		0.00		0.00		ns			
t _{outco}	2.00	4.84	2.00	5.31	2.00	5.81	ns			
tinsupll	1.12		1.15		-		ns			
t _{INHPLL}	0.00		0.00		-		ns			
t _{outcopll}	0.50	3.37	0.50	3.69	-	-	ns			

Table 68. EP20K	160E f _{MAX} ESE	3 Timing Micı	roparameters				
Symbol	-	1		-2	-;	3	Unit
	Min	Max	Min	Max	Min	Max	
t _{ESBARC}		1.65		2.02		2.11	ns
t _{ESBSRC}		2.21		2.70		3.11	ns
t _{ESBAWC}		3.04		3.79		4.42	ns
t _{ESBSWC}		2.81		3.56		4.10	ns
t _{ESBWASU}	0.54		0.66		0.73		ns
t _{ESBWAH}	0.36		0.45		0.47		ns
t _{ESBWDSU}	0.68		0.81		0.94		ns
t _{ESBWDH}	0.36		0.45		0.47		ns
t _{ESBRASU}	1.58		1.87		2.06		ns
t _{ESBRAH}	0.00		0.00		0.01		ns
t _{ESBWESU}	1.41		1.71		2.00		ns
t _{ESBWEH}	0.00		0.00		0.00		ns
t _{ESBDATASU}	-0.02		-0.03		0.09		ns
t _{ESBDATAH}	0.13		0.13		0.13		ns
t _{ESBWADDRSU}	0.14		0.17		0.35		ns
t _{ESBRADDRSU}	0.21		0.27		0.43		ns
t _{ESBDATACO1}		1.04		1.30		1.46	ns
t _{ESBDATACO2}		2.15		2.70		3.16	ns
t _{ESBDD}		2.69		3.35		3.97	ns
t _{PD}		1.55		1.93		2.29	ns
t _{PTERMSU}	1.01		1.23		1.52		ns
t _{PTERMCO}		1.06		1.32		1.04	ns

Table 72. EP20K16	Table 72. EP20K160E External Bidirectional Timing Parameters									
Symbol	-	·1	-:	2	-	Unit				
	Min	Max	Min	Max	Min	Max				
t _{insubidir}	2.86		3.24		3.54		ns			
t _{inhbidir}	0.00		0.00		0.00		ns			
t _{outcobidir}	2.00	5.07	2.00	5.59	2.00	6.13	ns			
t _{XZBIDIR}		7.43		8.23		8.58	ns			
t _{ZXBIDIR}		7.43		8.23		8.58	ns			
t _{insubidirpll}	4.93		5.48		-		ns			
t _{inhbidirpll}	0.00		0.00		-		ns			
toutcobidirpll	0.50	3.00	0.50	3.35	-	-	ns			
t _{XZBIDIRPLL}		5.36		5.99		-	ns			
t _{ZXBIDIRPLL}		5.36		5.99		-	ns			

Tables 73 through 78 describe f_{MAX} LE Timing Microparameters, f_{MAX} ESB Timing Microparameters, f_{MAX} Routing Delays, Minimum Pulse Width Timing Parameters, External Timing Parameters, and External Bidirectional Timing Parameters for EP20K200E APEX 20KE devices.

Table 73. EP20K200E f _{MAX} LE Timing Microparameters									
Symbol		1		-2	-	Unit			
	Min	Max	Min	Max	Min	Max			
t _{SU}	0.23		0.24		0.26		ns		
t _H	0.23		0.24		0.26		ns		
t _{CO}		0.26		0.31		0.36	ns		
t _{LUT}		0.70		0.90		1.14	ns		

Altera Corporation

Table 78. EP20K200E External Bidirectional Timing Parameters										
Symbol		·1	-	2	-	Unit				
	Min	Max	Min	Max	Min	Max				
t _{INSUBIDIR}	2.81		3.19		3.54		ns			
t _{inhbidir}	0.00		0.00		0.00		ns			
t _{outcobidir}	2.00	5.12	2.00	5.62	2.00	6.11	ns			
t _{xzbidir}		7.51		8.32		8.67	ns			
t _{ZXBIDIR}		7.51		8.32		8.67	ns			
t _{insubidirpll}	3.30		3.64		-		ns			
t _{inhbidirpll}	0.00		0.00		-		ns			
t _{outcobidirpll}	0.50	3.01	0.50	3.36	-	-	ns			
t _{xzbidirpll}		5.40		6.05		-	ns			
t _{ZXBIDIRPLL}		5.40		6.05		-	ns			

Tables 79 through 84 describe f_{MAX} LE Timing Microparameters, f_{MAX} ESB Timing Microparameters, f_{MAX} Routing Delays, Minimum Pulse Width Timing Parameters, External Timing Parameters, and External Bidirectional Timing Parameters for EP20K300E APEX 20KE devices.

Table 79. EP20K300E f _{MAX} LE Timing Microparameters											
Symbol	-1		-2		-3		Unit				
	Min	Max	Min	Max	Min	Max					
t _{SU}	0.16		0.17		0.18		ns				
t _H	0.31		0.33		0.38		ns				
t _{CO}		0.28		0.38		0.51	ns				
t _{LUT}		0.79		1.07		1.43	ns				

Table 82. EP20K300E Minimum Pulse Width Timing Parameters											
Symbol	-	1	-	-2		}	Unit				
	Min	Max	Min	Max	Min	Max					
t _{CH}	1.25		1.43		1.67		ns				
t _{CL}	1.25		1.43		1.67		ns				
t _{CLRP}	0.19		0.26		0.35		ns				
t _{PREP}	0.19		0.26		0.35		ns				
t _{ESBCH}	1.25		1.43		1.67		ns				
t _{ESBCL}	1.25		1.43		1.67		ns				
t _{ESBWP}	1.25		1.71		2.28		ns				
t _{ESBRP}	1.01		1.38		1.84		ns				

Table 83. EP20K300E External Timing Parameters											
Symbol	-1			-2	-3	-3					
	Min	Max	Min	Max	Min	Max					
t _{INSU}	2.31		2.44		2.57		ns				
t _{INH}	0.00		0.00		0.00		ns				
t _{outco}	2.00	5.29	2.00	5.82	2.00	6.24	ns				
tINSUPLL	1.76		1.85		-		ns				
t _{INHPLL}	0.00		0.00		-		ns				
toutcopll	0.50	2.65	0.50	2.95	-	-	ns				

Table 84. EP20K300E External Bidirectional Timing Parameters										
Symbol	-	1	-:	2	-	Unit				
	Min	Max	Min	Мах	Min	Max				
t _{insubidir}	2.77		2.85		3.11		ns			
t _{inhbidir}	0.00		0.00		0.00		ns			
t _{outcobidir}	2.00	5.29	2.00	5.82	2.00	6.24	ns			
t _{XZBIDIR}		7.59		8.30		9.09	ns			
t _{ZXBIDIR}		7.59		8.30		9.09	ns			
t _{insubidirpll}	2.50		2.76		-		ns			
t _{inhbidirpll}	0.00		0.00		-		ns			
t _{outcobidirpll}	0.50	2.65	0.50	2.95	-	-	ns			
t _{XZBIDIRPLL}		5.00		5.43		-	ns			
t _{ZXBIDIRPLL}		5.00		5.43		-	ns			

Table 98. EP20K1000E f _{MAX} ESB Timing Microparameters											
Symbol	-1 Spee	-1 Speed Grade		ed Grade	-3 Spee	-3 Speed Grade					
	Min	Max	Min	Max	Min	Max					
t _{ESBARC}		1.78		2.02		1.95	ns				
t _{ESBSRC}		2.52		2.91		3.14	ns				
t _{ESBAWC}		3.52		4.11		4.40	ns				
t _{ESBSWC}		3.23		3.84		4.16	ns				
t _{ESBWASU}	0.62		0.67		0.61		ns				
t _{ESBWAH}	0.41		0.55		0.55		ns				
t _{ESBWDSU}	0.77		0.79		0.81		ns				
t _{ESBWDH}	0.41		0.55		0.55		ns				
t _{ESBRASU}	1.74		1.92		1.85		ns				
t _{ESBRAH}	0.00		0.01		0.23		ns				
t _{ESBWESU}	2.07		2.28		2.41		ns				
t _{ESBWEH}	0.00		0.00		0.00		ns				
t _{ESBDATASU}	0.25		0.27		0.29		ns				
t _{ESBDATAH}	0.13		0.13		0.13		ns				
t _{ESBWADDRSU}	0.11		0.04		0.11		ns				
t _{ESBRADDRSU}	0.14		0.11		0.16		ns				
t _{ESBDATACO1}		1.29		1.50		1.63	ns				
t _{ESBDATACO2}		2.55		2.99		3.22	ns				
t _{ESBDD}		3.12		3.57		3.85	ns				
t _{PD}		1.84		2.13		2.32	ns				
t _{PTERMSU}	1.08		1.19		1.32		ns				
t _{PTERMCO}		1.31		1.53		1.66	ns				

Г

٦

Table 104. EP20K1500E f _{MAX} ESB Timing Microparameters										
Symbol	-1 Spee	ed Grade	-2 Spe	ed Grade	-3 Spee	d Grade	Unit			
	Min	Max	Min	Max	Min	Max				
t _{ESBARC}		1.78		2.02		1.95	ns			
t _{ESBSRC}		2.52		2.91		3.14	ns			
t _{ESBAWC}		3.52		4.11		4.40	ns			
t _{ESBSWC}		3.23		3.84		4.16	ns			
t _{ESBWASU}	0.62		0.67		0.61		ns			
t _{ESBWAH}	0.41		0.55		0.55		ns			
t _{ESBWDSU}	0.77		0.79		0.81		ns			
t _{ESBWDH}	0.41		0.55		0.55		ns			
t _{ESBRASU}	1.74		1.92		1.85		ns			
t _{ESBRAH}	0.00		0.01		0.23		ns			
t _{ESBWESU}	2.07		2.28		2.41		ns			
t _{ESBWEH}	0.00		0.00		0.00		ns			
t _{ESBDATASU}	0.25		0.27		0.29		ns			
t _{ESBDATAH}	0.13		0.13		0.13		ns			
t _{ESBWADDRSU}	0.11		0.04		0.11		ns			
t _{ESBRADDRSU}	0.14		0.11		0.16		ns			
t _{ESBDATACO1}		1.29		1.50		1.63	ns			
t _{ESBDATACO2}		2.55		2.99		3.22	ns			
t _{ESBDD}		3.12		3.57		3.85	ns			
t _{PD}		1.84		2.13		2.32	ns			
t _{PTERMSU}	1.08		1.19		1.32		ns			
t _{PTERMCO}		1.31		1.53		1.66	ns			

Table 105. EP20K1500E f _{MAX} Routing Delays											
Symbol	-1 Spe	ed Grade	-2 Speed Grade		-3 Spee	ed Grade	Unit				
	Min	Max	Min	Max	Min	Max					
t _{F1-4}		0.28		0.28		0.28	ns				
t _{F5-20}		1.36		1.50		1.62	ns				
t _{F20+}		4.43		4.48		5.07	ns				

Table 110. Selectable I/O Standard Output Delays											
Symbol	-1 Spee	ed Grade	-2 Spee	d Grade	-3 Spee	d Grade	Unit				
	Min	Max	Min	Max	Min	Max	Min				
LVCMOS		0.00		0.00		0.00	ns				
LVTTL		0.00		0.00		0.00	ns				
2.5 V		0.00		0.09		0.10	ns				
1.8 V		2.49		2.98		3.03	ns				
PCI		-0.03		0.17		0.16	ns				
GTL+		0.75		0.75		0.76	ns				
SSTL-3 Class I		1.39		1.51		1.50	ns				
SSTL-3 Class II		1.11		1.23		1.23	ns				
SSTL-2 Class I		1.35		1.48		1.47	ns				
SSTL-2 Class II		1.00		1.12		1.12	ns				
LVDS		-0.48		-0.48		-0.48	ns				
CTT		0.00		0.00		0.00	ns				
AGP		0.00		0.00		0.00	ns				

Power Consumption

To estimate device power consumption, use the interactive power calculator on the Altera web site at **http://www.altera.com**.

Configuration & Operation

The APEX 20K architecture supports several configuration schemes. This section summarizes the device operating modes and available device configuration schemes.

Operating Modes

The APEX architecture uses SRAM configuration elements that require configuration data to be loaded each time the circuit powers up. The process of physically loading the SRAM data into the device is called configuration. During initialization, which occurs immediately after configuration, the device resets registers, enables I/O pins, and begins to operate as a logic device. The I/O pins are tri-stated during power-up, and before and during configuration. Together, the configuration and initialization processes are called *command mode*; normal device operation is called *user mode*.

Before and during device configuration, all I/O pins are pulled to $\rm V_{\rm CCIO}$ by a built-in weak pull-up resistor.

Version 4.1

APEX 20K Programmable Logic Device Family Data Sheet version 4.1 contains the following changes:

- *t*_{ESBWEH} added to Figure 37 and Tables 35, 50, 56, 62, 68, 74, 86, 92, 97, and 104.
- Updated EP20K300E device internal and external timing numbers in Tables 79 through 84.