# E·XFL

# Intel - EP20K300EQC240-1X Datasheet



Welcome to E-XFL.COM

# Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

# **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

# Details

Details	
Product Status	Obsolete
Number of LABs/CLBs	1152
Number of Logic Elements/Cells	11520
Total RAM Bits	147456
Number of I/O	152
Number of Gates	728000
Voltage - Supply	1.71V ~ 1.89V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	240-BFQFP
Supplier Device Package	240-PQFP (32x32)
Purchase URL	https://www.e-xfl.com/product-detail/intel/ep20k300eqc240-1x

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Table 2. Additiona	al APEX 20K De	vice Features	Note (1)			
Feature	EP20K300E	EP20K400	EP20K400E	EP20K600E	EP20K1000E	EP20K1500E
Maximum system gates	728,000	1,052,000	1,052,000	1,537,000	1,772,000	2,392,000
Typical gates	300,000	400,000	400,000	600,000	1,000,000	1,500,000
LEs	11,520	16,640	16,640	24,320	38,400	51,840
ESBs	72	104	104	152	160	216
Maximum RAM bits	147,456	212,992	212,992	311,296	327,680	442,368
Maximum macrocells	1,152	1,664	1,664	2,432	2,560	3,456
Maximum user I/O pins	408	502	488	588	708	808

# Note to Tables 1 and 2:

 The embedded IEEE Std. 1149.1 Joint Test Action Group (JTAG) boundary-scan circuitry contributes up to 57,000 additional gates.

Additional Features

- Designed for low-power operation
  - 1.8-V and 2.5-V supply voltage (see Table 3)
  - MultiVolt<sup>™</sup> I/O interface support to interface with 1.8-V, 2.5-V, 3.3-V, and 5.0-V devices (see Table 3)
  - ESB offering programmable power-saving mode

Table 3. APEX 20K Supply Voltages								
Feature	Device							
	EP20K100 EP20K200 EP20K400	EP20K30E EP20K60E EP20K100E EP20K160E EP20K200E EP20K300E EP20K400E EP20K600E EP20K1000E EP20K1500E						
Internal supply voltage (V <sub>CCINT</sub> )	2.5 V	1.8 V						
MultiVolt I/O interface voltage levels (V <sub>CCIO</sub> )	2.5 V, 3.3 V, 5.0 V	1.8 V, 2.5 V, 3.3 V, 5.0 V (1)						

# Note to Table 3:

(1) APEX 20KE devices can be 5.0-V tolerant by using an external resistor.

Each LE has two outputs that drive the local, MegaLAB, or FastTrack Interconnect routing structure. Each output can be driven independently by the LUT's or register's output. For example, the LUT can drive one output while the register drives the other output. This feature, called register packing, improves device utilization because the register and the LUT can be used for unrelated functions. The LE can also drive out registered and unregistered versions of the LUT output.

The APEX 20K architecture provides two types of dedicated high-speed data paths that connect adjacent LEs without using local interconnect paths: carry chains and cascade chains. A carry chain supports high-speed arithmetic functions such as counters and adders, while a cascade chain implements wide-input functions such as equality comparators with minimum delay. Carry and cascade chains connect LEs 1 through 10 in an LAB and all LABs in the same MegaLAB structure.

# Carry Chain

The carry chain provides a very fast carry-forward function between LEs. The carry-in signal from a lower-order bit drives forward into the higherorder bit via the carry chain, and feeds into both the LUT and the next portion of the carry chain. This feature allows the APEX 20K architecture to implement high-speed counters, adders, and comparators of arbitrary width. Carry chain logic can be created automatically by the Quartus II software Compiler during design processing, or manually by the designer during design entry. Parameterized functions such as library of parameterized modules (LPM) and DesignWare functions automatically take advantage of carry chains for the appropriate functions.

The Quartus II software Compiler creates carry chains longer than ten LEs by linking LABs together automatically. For enhanced fitting, a long carry chain skips alternate LABs in a MegaLAB<sup>™</sup> structure. A carry chain longer than one LAB skips either from an even-numbered LAB to the next even-numbered LAB, or from an odd-numbered LAB to the next odd-numbered LAB. For example, the last LE of the first LAB in the upper-left MegaLAB structure carries to the first LE of the third LAB in the MegaLAB structure.

Figure 6 shows how an *n*-bit full adder can be implemented in n + 1 LEs with the carry chain. One portion of the LUT generates the sum of two bits using the input signals and the carry-in signal; the sum is routed to the output of the LE. The register can be bypassed for simple adders or used for accumulator functions. Another portion of the LUT and the carry chain logic generates the carry-out signal, which is routed directly to the carry-in signal of the next-higher-order bit. The final carry-out signal is routed to an LE, where it is driven onto the local, MegaLAB, or FastTrack Interconnect routing structures.

# LE Operating Modes

The APEX 20K LE can operate in one of the following three modes:

- Normal mode
- Arithmetic mode
- Counter mode

Each mode uses LE resources differently. In each mode, seven available inputs to the LE—the four data inputs from the LAB local interconnect, the feedback from the programmable register, and the carry-in and cascade-in from the previous LE—are directed to different destinations to implement the desired logic function. LAB-wide signals provide clock, asynchronous clear, asynchronous preset, asynchronous load, synchronous clear, synchronous load, and clock enable control for the register. These LAB-wide signals are available in all LE modes.

The Quartus II software, in conjunction with parameterized functions such as LPM and DesignWare functions, automatically chooses the appropriate mode for common functions such as counters, adders, and multipliers. If required, the designer can also create special-purpose functions that specify which LE operating mode to use for optimal performance. Figure 8 shows the LE operating modes. The counter mode uses two three-input LUTs: one generates the counter data, and the other generates the fast carry bit. A 2-to-1 multiplexer provides synchronous loading, and another AND gate provides synchronous clearing. If the cascade function is used by an LE in counter mode, the synchronous clear or load overrides any signal carried on the cascade chain. The synchronous clear overrides the synchronous load. LEs in arithmetic mode can drive out registered and unregistered versions of the LUT output.

# Clear & Preset Logic Control

Logic for the register's clear and preset signals is controlled by LAB-wide signals. The LE directly supports an asynchronous clear function. The Quartus II software Compiler can use a NOT-gate push-back technique to emulate an asynchronous preset. Moreover, the Quartus II software Compiler can use a programmable NOT-gate push-back technique to emulate simultaneous preset and clear or asynchronous load. However, this technique uses three additional LEs per register. All emulation is performed automatically when the design is compiled. Registers that emulate simultaneous preset and load will enter an unknown state upon power-up or when the chip-wide reset is asserted.

In addition to the two clear and preset modes, APEX 20K devices provide a chip-wide reset pin (DEV\_CLRn) that resets all registers in the device. Use of this pin is controlled through an option in the Quartus II software that is set before compilation. The chip-wide reset overrides all other control signals. Registers using an asynchronous preset are preset when the chip-wide reset is asserted; this effect results from the inversion technique used to implement the asynchronous preset.

# FastTrack Interconnect

In the APEX 20K architecture, connections between LEs, ESBs, and I/O pins are provided by the FastTrack Interconnect. The FastTrack Interconnect is a series of continuous horizontal and vertical routing channels that traverse the device. This global routing structure provides predictable performance, even in complex designs. In contrast, the segmented routing in FPGAs requires switch matrices to connect a variable number of routing paths, increasing the delays between logic resources and reducing performance.

The FastTrack Interconnect consists of row and column interconnect channels that span the entire device. The row interconnect routes signals throughout a row of MegaLAB structures; the column interconnect routes signals throughout a column of MegaLAB structures. When using the row and column interconnect, an LE, IOE, or ESB can drive any other LE, IOE, or ESB in a device. See Figure 9.



Figure 12. APEX 20KE FastRow Interconnect

Table 9 summarizes how various elements of the APEX 20K architecture drive each other.

# Figure 13. Product-Term Logic in ESB



# Note to Figure 13:

(1) APEX 20KE devices have four dedicated clocks.

# Macrocells

APEX 20K macrocells can be configured individually for either sequential or combinatorial logic operation. The macrocell consists of three functional blocks: the logic array, the product-term select matrix, and the programmable register.

Combinatorial logic is implemented in the product terms. The productterm select matrix allocates these product terms for use as either primary logic inputs (to the OR and XOR gates) to implement combinatorial functions, or as parallel expanders to be used to increase the logic available to another macrocell. One product term can be inverted; the Quartus II software uses this feature to perform DeMorgan's inversion for more efficient implementation of wide OR functions. The Quartus II software Compiler can use a NOT-gate push-back technique to emulate an asynchronous preset. Figure 14 shows the APEX 20K macrocell.

# **Read/Write Clock Mode**

The read/write clock mode contains two clocks. One clock controls all registers associated with writing: data input, WE, and write address. The other clock controls all registers associated with reading: read enable (RE), read address, and data output. The ESB also supports clock enable and asynchronous clear signals; these signals also control the read and write registers independently. Read/write clock mode is commonly used for applications where reads and writes occur at different system frequencies. Figure 20 shows the ESB in read/write clock mode.



# Notes to Figure 20:

- (1) All registers can be cleared asynchronously by ESB local interconnect signals, global signals, or the chip-wide reset.
- (2) APEX 20KE devices have four dedicated clocks.



# Figure 22. ESB in Single-Port Mode Note (1)

## Notes to Figure 22:

All registers can be asynchronously cleared by ESB local interconnect signals, global signals, or the chip-wide reset.
APEX 20KE devices have four dedicated clocks.

# **Content-Addressable Memory**

In APEX 20KE devices, the ESB can implement CAM. CAM can be thought of as the inverse of RAM. When read, RAM outputs the data for a given address. Conversely, CAM outputs an address for a given data word. For example, if the data FA12 is stored in address 14, the CAM outputs 14 when FA12 is driven into it.

CAM is used for high-speed search operations. When searching for data within a RAM block, the search is performed serially. Thus, finding a particular data word can take many cycles. CAM searches all addresses in parallel and outputs the address storing a particular word. When a match is found, a match flag is set high. Figure 23 shows the CAM block diagram.

Each IOE drives a row, column, MegaLAB, or local interconnect when used as an input or bidirectional pin. A row IOE can drive a local, MegaLAB, row, and column interconnect; a column IOE can drive the column interconnect. Figure 27 shows how a row IOE connects to the interconnect.



Table 15. APEX 20K ClockLock & ClockBoost Parameters for -1 Speed-Grade Devices (Part 2 of 2)								
Symbol	Parameter	Min	Max	Unit				
t <sub>SKEW</sub>	Skew delay between related ClockLock/ClockBoost-generated clocks		500	ps				
t <sub>JITTER</sub>	Jitter on ClockLock/ClockBoost-generated clock (5)		200	ps				
t <sub>INCLKSTB</sub>	Input clock stability (measured between adjacent clocks)		50	ps				

Notes to Table 15:

- (1) The PLL input frequency range for the EP20K100-1X device for 1x multiplication is 25 MHz to 175 MHz.
- (2) All input clock specifications must be met. The PLL may not lock onto an incoming clock if the clock specifications are not met, creating an erroneous clock within the device.
- (3) During device configuration, the ClockLock and ClockBoost circuitry is configured first. If the incoming clock is supplied during configuration, the ClockLock and ClockBoost circuitry locks during configuration, because the lock time is less than the configuration time.
- (4) The jitter specification is measured under long-term observation.
- (5) If the input clock stability is 100 ps,  $t_{JITTER}$  is 250 ps.

# Table 16 summarizes the APEX 20K ClockLock and ClockBoost parameters for -2 speed grade devices.

Symbol	Parameter	Min	Max	Unit	
f <sub>OUT</sub>	Output frequency	25	170	MHz	
f <sub>CLK1</sub>	Input clock frequency (ClockBoost clock multiplication factor equals 1)	25	170	MHz	
f <sub>CLK2</sub>	Input clock frequency (ClockBoost clock multiplication 16 80 factor equals 2)		80	MHz	
f <sub>CLK4</sub>	Input clock frequency (ClockBoost clock multiplication factor equals 4)		34	MHz	
t <sub>OUTDUTY</sub>	Duty cycle for ClockLock/ClockBoost-generated clock	40	60	%	
f <sub>CLKDEV</sub>	Input deviation from user specification in the Quartus II software (ClockBoost clock multiplication factor equals one) (1)		25,000 (2)	PPM	
t <sub>R</sub>	Input rise time		5	ns	
t <sub>F</sub>	Input fall time		5	ns	
t <sub>LOCK</sub>	Time required for ClockLock/ ClockBoost to acquire lock (3)		10	μs	
t <sub>SKEW</sub>	Skew delay between related ClockLock/ ClockBoost- generated clock 500 500		500	ps	
t <sub>JITTER</sub>	Jitter on ClockLock/ ClockBoost-generated clock (4)		200	ps	
t <sub>INCLKSTB</sub>	Input clock stability (measured between adjacent clocks)		50	ps	

# Table 16. APEX 20K ClockLock & ClockBoost Parameters for -2 Speed Grade Devices

TAULE Z T. JZ-DIL AFEX ZUK DEVICE IDGUDE								
Device	IDCODE (32 Bits) (1)							
	Version (4 Bits)	Part Number (16 Bits)	Manufacturer Identity (11 Bits)	<b>1 (1 Bit)</b> (2)				
EP20K30E	0000	1000 0000 0011 0000	000 0110 1110	1				
EP20K60E	0000	1000 0000 0110 0000	000 0110 1110	1				
EP20K100	0000	0000 0100 0001 0110	000 0110 1110	1				
EP20K100E	0000	1000 0001 0000 0000	000 0110 1110	1				
EP20K160E	0000	1000 0001 0110 0000	000 0110 1110	1				
EP20K200	0000	0000 1000 0011 0010	000 0110 1110	1				
EP20K200E	0000	1000 0010 0000 0000	000 0110 1110	1				
EP20K300E	0000	1000 0011 0000 0000	000 0110 1110	1				
EP20K400	0000	0001 0110 0110 0100	000 0110 1110	1				
EP20K400E	0000	1000 0100 0000 0000	000 0110 1110	1				
EP20K600E	0000	1000 0110 0000 0000	000 0110 1110	1				
EP20K1000E	0000	1001 0000 0000 0000	000 0110 1110	1				

#### 11- 04 00 04 4 ~

Notes to Table 21:

The most significant bit (MSB) is on the left. (1)

(2) The IDCODE's least significant bit (LSB) is always 1.

# Figure 31 shows the timing requirements for the JTAG signals.





**Altera Corporation** 



# Figure 40. Synchronous Bidirectional Pin External Timing

### Notes to Figure 40:

- (1) The output enable and input registers are LE registers in the LAB adjacent to a bidirectional row pin. The output enable register is set with "Output Enable Routing= Signal-Pin" option in the Quartus II software.
- (2) The LAB adjacent input register is set with "Decrease Input Delay to Internal Cells= Off". This maintains a zero hold time for lab adjacent registers while giving a fast, position independent setup time. A faster setup time with zero hold time is possible by setting "Decrease Input Delay to Internal Cells= ON" and moving the input register farther away from the bidirectional pin. The exact position where zero hold occurs with the minimum setup time, varies with device density and speed grade.

Table 31 describes the  $f_{MAX}$  timing parameters shown in Figure 36 on page 68.

Table 31. APEX 20K f <sub>MAX</sub> Timing Parameters (Part 1 of 2)							
Symbol	Symbol Parameter						
t <sub>SU</sub>	LE register setup time before clock						
t <sub>H</sub>	LE register hold time after clock						
t <sub>CO</sub>	LE register clock-to-output delay						
t <sub>LUT</sub>	LUT delay for data-in						
t <sub>ESBRC</sub>	ESB Asynchronous read cycle time						
t <sub>ESBWC</sub>	ESB Asynchronous write cycle time						
t <sub>ESBWESU</sub>	ESB WE setup time before clock when using input register						
t <sub>ESBDATASU</sub>	ESB data setup time before clock when using input register						
t <sub>ESBDATAH</sub>	ESB data hold time after clock when using input register						
t <sub>ESBADDRSU</sub>	ESB address setup time before clock when using input registers						
t <sub>ESBDATACO1</sub>	ESB clock-to-output delay when using output registers						

Table 31. APEX 2	OK f <sub>MAX</sub> Timing Parameters (Part 2 of 2)					
Symbol	Parameter					
t <sub>ESBDATACO2</sub>	ESB clock-to-output delay without output registers					
t <sub>ESBDD</sub>	ESB data-in to data-out delay for RAM mode					
t <sub>PD</sub>	ESB macrocell input to non-registered output					
t <sub>PTERMSU</sub>	ESB macrocell register setup time before clock					
t <sub>PTERMCO</sub>	ESB macrocell register clock-to-output delay					
t <sub>F1-4</sub>	Fanout delay using local interconnect					
t <sub>F5-20</sub>	Fanout delay using MegaLab Interconnect					
t <sub>F20+</sub>	Fanout delay using FastTrack Interconnect					
t <sub>CH</sub>	Minimum clock high time from clock pin					
t <sub>CL</sub>	Minimum clock low time from clock pin					
t <sub>CLRP</sub>	LE clear pulse width					
t <sub>PREP</sub>	LE preset pulse width					
t <sub>ESBCH</sub>	Clock high time					
t <sub>ESBCL</sub>	Clock low time					
t <sub>ESBWP</sub>	Write pulse width					
t <sub>ESBRP</sub>	Read pulse width					

# Tables 32 and 33 describe APEX 20K external timing parameters.

Table 32. APEX 20K External Timing Parameters   Note (1)						
Symbol	Clock Parameter					
t <sub>INSU</sub>	Setup time with global clock at IOE register					
t <sub>INH</sub>	Hold time with global clock at IOE register					
t <sub>оитсо</sub>	Clock-to-output delay with global clock at IOE register					

Table 33. APEX 20K External Bidirectional Timing Parameters   Note (1)						
Symbol	Conditions					
t <sub>INSUBIDIR</sub>	Setup time for bidirectional pins with global clock at same-row or same- column LE register					
t <sub>INHBIDIR</sub>	Hold time for bidirectional pins with global clock at same-row or same-column LE register					
<sup>t</sup> OUTCOBIDIR	Clock-to-output delay for bidirectional pins with global clock at IOE register	C1 = 10 pF				
t <sub>XZBIDIR</sub>	Synchronous IOE output buffer disable delay	C1 = 10 pF				
t <sub>ZXBIDIR</sub>	Synchronous IOE output buffer enable delay, slow slew rate = off	C1 = 10 pF				

Tables 55 through 60 describe  $f_{MAX}$  LE Timing Microparameters,  $f_{MAX}$  ESB Timing Microparameters,  $f_{MAX}$  Routing Delays, Minimum Pulse Width Timing Parameters, External Timing Parameters, and External Bidirectional Timing Parameters for EP20K60E APEX 20KE devices.

Table 55. EP20K60E f <sub>MAX</sub> LE Timing Microparameters								
Symbol		-1		-2		-3		
	Min	Max	Min	Max	Min	Max		
t <sub>SU</sub>	0.17		0.15		0.16		ns	
t <sub>H</sub>	0.32		0.33		0.39		ns	
t <sub>CO</sub>		0.29		0.40		0.60	ns	
t <sub>LUT</sub>		0.77		1.07		1.59	ns	

Table 57. EP20K60E f <sub>MAX</sub> Routing Delays								
Symbol	Symbol -1		-2		-3		Unit	
	Min	Max	Min	Max	Min	Max		
t <sub>F1-4</sub>		0.24		0.26		0.30	ns	
t <sub>F5-20</sub>		1.45		1.58		1.79	ns	
t <sub>F20+</sub>		1.96		2.14		2.45	ns	

Table 58. EP20K60E Minimum Pulse Width Timing Parameters											
Symbol	-	-1		-2		-3					
	Min	Max	Min	Max	Min	Мах					
t <sub>CH</sub>	2.00		2.50		2.75		ns				
t <sub>CL</sub>	2.00		2.50		2.75		ns				
t <sub>CLRP</sub>	0.20		0.28		0.41		ns				
t <sub>PREP</sub>	0.20		0.28		0.41		ns				
t <sub>ESBCH</sub>	2.00		2.50		2.75		ns				
t <sub>ESBCL</sub>	2.00		2.50		2.75		ns				
t <sub>ESBWP</sub>	1.29		1.80		2.66		ns				
t <sub>ESBRP</sub>	1.04		1.45		2.14		ns				

Table 59. EP20K60E External Timing Parameters											
Symbol	-1			-2	-3	Unit					
	Min	Max	Min	Max	Min	Max					
t <sub>INSU</sub>	2.03		2.12		2.23		ns				
t <sub>INH</sub>	0.00		0.00		0.00		ns				
t <sub>outco</sub>	2.00	4.84	2.00	5.31	2.00	5.81	ns				
tinsupll	1.12		1.15		-		ns				
t <sub>INHPLL</sub>	0.00		0.00		-		ns				
t <sub>outcopll</sub>	0.50	3.37	0.50	3.69	-	-	ns				

Table 74. EP20k	Table 74. EP20K200E f <sub>MAX</sub> ESB Timing Microparameters										
Symbol	-	1	-2		-	-3					
	Min	Мах	Min	Мах	Min	Max					
t <sub>ESBARC</sub>		1.68		2.06		2.24	ns				
t <sub>ESBSRC</sub>		2.27		2.77		3.18	ns				
t <sub>ESBAWC</sub>		3.10		3.86		4.50	ns				
t <sub>ESBSWC</sub>		2.90		3.67		4.21	ns				
t <sub>ESBWASU</sub>	0.55		0.67		0.74		ns				
t <sub>ESBWAH</sub>	0.36		0.46		0.48		ns				
t <sub>ESBWDSU</sub>	0.69		0.83		0.95		ns				
t <sub>ESBWDH</sub>	0.36		0.46		0.48		ns				
t <sub>ESBRASU</sub>	1.61		1.90		2.09		ns				
t <sub>ESBRAH</sub>	0.00		0.00		0.01		ns				
t <sub>ESBWESU</sub>	1.42		1.71		2.01		ns				
t <sub>ESBWEH</sub>	0.00		0.00		0.00		ns				
t <sub>ESBDATASU</sub>	-0.06		-0.07		0.05		ns				
t <sub>ESBDATAH</sub>	0.13		0.13		0.13		ns				
t <sub>ESBWADDRSU</sub>	0.11		0.13		0.31		ns				
t <sub>ESBRADDRSU</sub>	0.18		0.23		0.39		ns				
t <sub>ESBDATACO1</sub>		1.09		1.35		1.51	ns				
t <sub>ESBDATACO2</sub>		2.19		2.75		3.22	ns				
t <sub>ESBDD</sub>		2.75		3.41		4.03	ns				
t <sub>PD</sub>		1.58		1.97		2.33	ns				
t <sub>PTERMSU</sub>	1.00		1.22		1.51		ns				
t <sub>PTERMCO</sub>		1.10		1.37		1.09	ns				

Table 75. EP20K200E f <sub>MAX</sub> Routing Delays										
Symbol	-1			-2		-3				
	Min	Max	Min	Max	Min	Max				
t <sub>F1-4</sub>		0.25		0.27		0.29	ns			
t <sub>F5-20</sub>		1.02		1.20		1.41	ns			
t <sub>F20+</sub>		1.99		2.23		2.53	ns			

Table 76. EP	Table 76. EP20K200E Minimum Pulse Width Timing Parameters											
Symbol		-1		-2		-3						
	Min	Max	Min	Мах	Min	Max						
t <sub>CH</sub>	1.36		2.44		2.65		ns					
t <sub>CL</sub>	1.36		2.44		2.65		ns					
t <sub>CLRP</sub>	0.18		0.19		0.21		ns					
t <sub>PREP</sub>	0.18		0.19		0.21		ns					
t <sub>ESBCH</sub>	1.36		2.44		2.65		ns					
t <sub>ESBCL</sub>	1.36		2.44		2.65		ns					
t <sub>ESBWP</sub>	1.18		1.48		1.76		ns					
t <sub>ESBRP</sub>	0.95		1.17		1.41		ns					

Table 77. EP2	Table 77. EP20K200E External Timing Parameters											
Symbol	-	-1		-2		-3						
	Min	Max	Min	Max	Min	Max						
t <sub>INSU</sub>	2.24		2.35		2.47		ns					
t <sub>INH</sub>	0.00		0.00		0.00		ns					
t <sub>outco</sub>	2.00	5.12	2.00	5.62	2.00	6.11	ns					
t <sub>INSUPLL</sub>	2.13		2.07		-		ns					
t <sub>INHPLL</sub>	0.00		0.00		-		ns					
t <sub>outcopll</sub>	0.50	3.01	0.50	3.36	-	-	ns					

Table 90. EP20K400E External Bidirectional Timing Parameters										
Symbol	-1 Speed Grade		-2 Spee	d Grade	-3 Spee	Unit				
	Min	Max	Min	Max	Min	Max				
t <sub>insubidir</sub>	2.93		3.23		3.44		ns			
t <sub>inhbidir</sub>	0.00		0.00		0.00		ns			
t <sub>outcobidir</sub>	2.00	5.25	2.00	5.79	2.00	6.32	ns			
t <sub>XZBIDIR</sub>		5.95		6.77		7.12	ns			
t <sub>zxbidir</sub>		5.95		6.77		7.12	ns			
t <sub>insubidirpll</sub>	4.31		4.76		-		ns			
t <sub>inhbidirpll</sub>	0.00		0.00		-		ns			
t <sub>outcobidirpll</sub>	0.50	2.25	0.50	2.45	-	-	ns			
t <sub>xzbidirpll</sub>		2.94		3.43		-	ns			
t <sub>ZXBIDIRPLL</sub>		2.94		3.43		-	ns			

Tables 91 through 96 describe  $f_{MAX}$  LE Timing Microparameters,  $f_{MAX}$  ESB Timing Microparameters,  $f_{MAX}$  Routing Delays, Minimum Pulse Width Timing Parameters, External Timing Parameters, and External Bidirectional Timing Parameters for EP20K600E APEX 20KE devices.

Table 91. EP20K600E f <sub>MAX</sub> LE Timing Microparameters											
Symbol	-1 Spee	ed Grade	-2 Speed Grade		-3 Speed Grade		Unit				
	Min	Max	Min	Max	Min	Max					
t <sub>SU</sub>	0.16		0.16		0.17		ns				
t <sub>H</sub>	0.29		0.33		0.37		ns				
t <sub>CO</sub>		0.65		0.38		0.49	ns				
t <sub>LUT</sub>		0.70		1.00		1.30	ns				

Т

Table 98. EP20k	(1000E f <sub>MAX</sub> E	SB Timing Mid	croparameter	rs			
Symbol	-1 Spee	ed Grade	-2 Spe	ed Grade	-3 Spee	-3 Speed Grade	
	Min	Max	Min	Max	Min	Max	
t <sub>ESBARC</sub>		1.78		2.02		1.95	ns
t <sub>ESBSRC</sub>		2.52		2.91		3.14	ns
t <sub>ESBAWC</sub>		3.52		4.11		4.40	ns
t <sub>ESBSWC</sub>		3.23		3.84		4.16	ns
t <sub>ESBWASU</sub>	0.62		0.67		0.61		ns
t <sub>ESBWAH</sub>	0.41		0.55		0.55		ns
t <sub>ESBWDSU</sub>	0.77		0.79		0.81		ns
t <sub>ESBWDH</sub>	0.41		0.55		0.55		ns
t <sub>ESBRASU</sub>	1.74		1.92		1.85		ns
t <sub>ESBRAH</sub>	0.00		0.01		0.23		ns
t <sub>ESBWESU</sub>	2.07		2.28		2.41		ns
t <sub>ESBWEH</sub>	0.00		0.00		0.00		ns
t <sub>ESBDATASU</sub>	0.25		0.27		0.29		ns
t <sub>ESBDATAH</sub>	0.13		0.13		0.13		ns
t <sub>ESBWADDRSU</sub>	0.11		0.04		0.11		ns
t <sub>ESBRADDRSU</sub>	0.14		0.11		0.16		ns
t <sub>ESBDATACO1</sub>		1.29		1.50		1.63	ns
t <sub>ESBDATACO2</sub>		2.55		2.99		3.22	ns
t <sub>ESBDD</sub>		3.12		3.57		3.85	ns
t <sub>PD</sub>		1.84		2.13		2.32	ns
t <sub>PTERMSU</sub>	1.08		1.19		1.32		ns
t <sub>PTERMCO</sub>		1.31		1.53		1.66	ns

Г

٦

Table 108. EP20K1500E External Bidirectional Timing Parameters										
Symbol	-1 Speed Grade		-2 Spee	d Grade	-3 Spee	Unit				
	Min	Max	Min	Max	Min	Max				
t <sub>insubidir</sub>	3.47		3.68		3.99		ns			
t <sub>inhbidir</sub>	0.00		0.00		0.00		ns			
toutcobidir	2.00	6.18	2.00	6.81	2.00	7.36	ns			
t <sub>XZBIDIR</sub>		6.91		7.62		8.38	ns			
t <sub>ZXBIDIR</sub>		6.91		7.62		8.38	ns			
t <sub>insubidirpll</sub>	3.05		3.26				ns			
t <sub>inhbidirpll</sub>	0.00		0.00				ns			
t <sub>outcobidirpll</sub>	0.50	2.67	0.50	2.99			ns			
t <sub>XZBIDIRPLL</sub>		3.41		3.80			ns			
t <sub>ZXBIDIRPLL</sub>		3.41		3.80			ns			

Tables 109 and 110 show selectable I/O standard input and output delays for APEX 20KE devices. If you select an I/O standard input or output delay other than LVCMOS, add or subtract the selected speed grade to or from the LVCMOS value.

Table 109. Selectable I/O Standard Input Delays										
Symbol	-1 Spee	ed Grade	-2 Spec	ed Grade	-3 Spee	d Grade	Unit			
	Min	Max	Min	Max	Min	Max	Min			
LVCMOS		0.00		0.00		0.00	ns			
LVTTL		0.00		0.00		0.00	ns			
2.5 V		0.00		0.04		0.05	ns			
1.8 V		-0.11		0.03		0.04	ns			
PCI		0.01		0.09		0.10	ns			
GTL+		-0.24		-0.23		-0.19	ns			
SSTL-3 Class I		-0.32		-0.21		-0.47	ns			
SSTL-3 Class II		-0.08		0.03		-0.23	ns			
SSTL-2 Class I		-0.17		-0.06		-0.32	ns			
SSTL-2 Class II		-0.16		-0.05		-0.31	ns			
LVDS		-0.12		-0.12		-0.12	ns			
CTT		0.00		0.00		0.00	ns			
AGP		0.00		0.00		0.00	ns			

Г