
# E·XFL

## Intel - EP20K30EFI144-2X Datasheet



Welcome to <u>E-XFL.COM</u>

#### Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

#### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

Details	
Product Status	Obsolete
Number of LABs/CLBs	120
Number of Logic Elements/Cells	1200
Total RAM Bits	24576
Number of I/O	93
Number of Gates	113000
Voltage - Supply	1.71V ~ 1.89V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 100°C (TJ)
Package / Case	144-BGA
Supplier Device Package	144-FBGA (13x13)
Purchase URL	https://www.e-xfl.com/product-detail/intel/ep20k30efi144-2x

Email: info@E-XFL.COM


Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Feature	APEX 20K Devices	APEX 20KE Devices
MultiCore system integration	Full support	Full support
SignalTap logic analysis	Full support	Full support
32/64-Bit, 33-MHz PCI	Full compliance in -1, -2 speed grades	Full compliance in -1, -2 speed grades
32/64-Bit, 66-MHz PCI	-	Full compliance in -1 speed grade
MultiVolt I/O	2.5-V or 3.3-V $V_{CCIO}$ V <sub>CCIO</sub> selected for device Certain devices are 5.0-V tolerant	1.8-V, 2.5-V, or 3.3-V V <sub>CCIO</sub> V <sub>CCIO</sub> selected block-by-block 5.0-V tolerant with use of external resistor
ClockLock support	Clock delay reduction 2× and 4× clock multiplication	Clock delay reduction $m/(n \times v)$ or $m/(n \times k)$ clock multiplication Drive ClockLock output off-chip External clock feedback ClockShift LVDS support Up to four PLLs ClockShift, clock phase adjustment
Dedicated clock and input pins	Six	Eight
I/O standard support	2.5-V, 3.3-V, 5.0-V I/O 3.3-V PCI Low-voltage complementary metal-oxide semiconductor (LVCMOS) Low-voltage transistor-to-transistor logic (LVTTL)	1.8-V, 2.5-V, 3.3-V, 5.0-V I/O 2.5-V I/O 3.3-V PCI and PCI-X 3.3-V Advanced Graphics Port (AGP) Center tap terminated (CTT) GTL+ LVCMOS LVTTL True-LVDS and LVPECL data pins (in EP20K300E and larger devices) LVDS and LVPECL signaling (in all BGA and FineLine BGA devices) LVDS and LVPECL data pins up to 156 Mbps (in -1 speed grade devices) HSTL Class I PCI-X SSTL-2 Class I and II SSTL-3 Class I and II
Memory support	Dual-port RAM FIFO RAM ROM	CAM Dual-port RAM FIFO RAM ROM

## **Logic Array Block**

Each LAB consists of 10 LEs, the LEs' associated carry and cascade chains, LAB control signals, and the local interconnect. The local interconnect transfers signals between LEs in the same or adjacent LABs, IOEs, or ESBs. The Quartus II Compiler places associated logic within an LAB or adjacent LABs, allowing the use of a fast local interconnect for high performance. Figure 3 shows the APEX 20K LAB.

APEX 20K devices use an interleaved LAB structure. This structure allows each LE to drive two local interconnect areas. This feature minimizes use of the MegaLAB and FastTrack interconnect, providing higher performance and flexibility. Each LE can drive 29 other LEs through the fast local interconnect.





#### Cascade Chain

With the cascade chain, the APEX 20K architecture can implement functions with a very wide fan-in. Adjacent LUTs can compute portions of a function in parallel; the cascade chain serially connects the intermediate values. The cascade chain can use a logical AND or logical OR (via De Morgan's inversion) to connect the outputs of adjacent LEs. Each additional LE provides four more inputs to the effective width of a function, with a short cascade delay. Cascade chain logic can be created automatically by the Quartus II software Compiler during design processing, or manually by the designer during design entry.

Cascade chains longer than ten LEs are implemented automatically by linking LABs together. For enhanced fitting, a long cascade chain skips alternate LABs in a MegaLAB structure. A cascade chain longer than one LAB skips either from an even-numbered LAB to the next even-numbered LAB, or from an odd-numbered LAB to the next odd-numbered LAB. For example, the last LE of the first LAB in the upper-left MegaLAB structure carries to the first LE of the third LAB in the MegaLAB structure. Figure 7 shows how the cascade function can connect adjacent LEs to form functions with a wide fan-in.





Figure 7. APEX 20K Cascade Chain

## Input/Output Clock Mode

The input/output clock mode contains two clocks. One clock controls all registers for inputs into the ESB: data input, WE, RE, read address, and write address. The other clock controls the ESB data output registers. The ESB also supports clock enable and asynchronous clear signals; these signals also control the reading and writing of registers independently. Input/output clock mode is commonly used for applications where the reads and writes occur at the same system frequency, but require different clock enable signals for the input and output registers. Figure 21 shows the ESB in input/output clock mode.



#### Figure 21. ESB in Input/Output Clock Mode

#### Notes to Figure 21:

All registers can be cleared asynchronously by ESB local interconnect signals, global signals, or the chip-wide reset. (1)APEX 20KE devices have four dedicated clocks. (2)

## Single-Port Mode

The APEX 20K ESB also supports a single-port mode, which is used when simultaneous reads and writes are not required. See Figure 22.

#### Altera Corporation




For more information on APEX 20KE devices and CAM, see *Application* Note 119 (Implementing High-Speed Search Applications with APEX CAM).

## **Driving Signals to the ESB**

ESBs provide flexible options for driving control signals. Different clocks can be used for the ESB inputs and outputs. Registers can be inserted independently on the data input, data output, read address, write address, WE, and RE signals. The global signals and the local interconnect can drive the WE and RE signals. The global signals, dedicated clock pins, and local interconnect can drive the ESB clock signals. Because the LEs drive the local interconnect, the LEs can control the WE and RE signals and the ESB clock, clock enable, and asynchronous clear signals. Figure 24 shows the ESB control signal generation logic.






(1) APEX 20KE devices have four dedicated clocks.

An ESB is fed by the local interconnect, which is driven by adjacent LEs (for high-speed connection to the ESB) or the MegaLAB interconnect. The ESB can drive the local, MegaLAB, or FastTrack Interconnect routing structure to drive LEs and IOEs in the same MegaLAB structure or anywhere in the device.

Figure 28 shows how a column IOE connects to the interconnect.

#### Figure 28. Column IOE Connection to the Interconnect



## **Dedicated Fast I/O Pins**

APEX 20KE devices incorporate an enhancement to support bidirectional pins with high internal fanout such as PCI control signals. These pins are called Dedicated Fast I/O pins (FAST1, FAST2, FAST3, and FAST4) and replace dedicated inputs. These pins can be used for fast clock, clear, or high fanout logic signal distribution. They also can drive out. The Dedicated Fast I/O pin data output and tri-state control are driven by local interconnect from the adjacent MegaLAB for high speed.



#### Figure 29. APEX 20KE I/O Banks

#### Notes to Figure 29:

- For more information on placing I/O pins in LVDS blocks, refer to the Guidelines for Using LVDS Blocks section in Application Note 120 (Using LVDS in APEX 20KE Devices).
- (2) If the LVDS input and output blocks are not used for LVDS, they can support all of the I/O standards and can be used as input, output, or bidirectional pins with V<sub>CCIO</sub> set to 3.3 V, 2.5 V, or 1.8 V.

## Power Sequencing & Hot Socketing

Because APEX 20K and APEX 20KE devices can be used in a mixedvoltage environment, they have been designed specifically to tolerate any possible power-up sequence. Therefore, the  $V_{CCIO}$  and  $V_{CCINT}$  power supplies may be powered in any order.

For more information, please refer to the "Power Sequencing Considerations" section in the *Configuring APEX 20KE & APEX 20KC Devices* chapter of the *Configuration Devices Handbook*.

Signals can be driven into APEX 20K devices before and during power-up without damaging the device. In addition, APEX 20K devices do not drive out during power-up. Once operating conditions are reached and the device is configured, APEX 20K and APEX 20KE devices operate as specified by the user.

#### Clock Phase & Delay Adjustment

The APEX 20KE ClockShift feature allows the clock phase and delay to be adjusted. The clock phase can be adjusted by 90° steps. The clock delay can be adjusted to increase or decrease the clock delay by an arbitrary amount, up to one clock period.

#### LVDS Support

Two PLLs are designed to support the LVDS interface. When using LVDS, the I/O clock runs at a slower rate than the data transfer rate. Thus, PLLs are used to multiply the I/O clock internally to capture the LVDS data. For example, an I/O clock may run at 105 MHz to support 840 megabits per second (Mbps) LVDS data transfer. In this example, the PLL multiplies the incoming clock by eight to support the high-speed data transfer. You can use PLLs in EP20K400E and larger devices for high-speed LVDS interfacing.

#### Lock Signals

The APEX 20KE ClockLock circuitry supports individual LOCK signals. The LOCK signal drives high when the ClockLock circuit has locked onto the input clock. The LOCK signals are optional for each ClockLock circuit; when not used, they are I/O pins.

## ClockLock & ClockBoost Timing Parameters

For the ClockLock and ClockBoost circuitry to function properly, the incoming clock must meet certain requirements. If these specifications are not met, the circuitry may not lock onto the incoming clock, which generates an erroneous clock within the device. The clock generated by the ClockLock and ClockBoost circuitry must also meet certain specifications. If the incoming clock meets these requirements during configuration, the APEX 20K ClockLock and ClockBoost circuitry will lock onto the clock during configuration. The circuit will be ready for use immediately after configuration. In APEX 20KE devices, the clock input standard is programmable, so the PLL cannot respond to the clock until the device is configured. The PLL locks onto the input clock as soon as configuration is complete. Figure 30 shows the incoming and generated clock specifications.

For more information on ClockLock and ClockBoost circuitry, see Application Note 115: Using the ClockLock and ClockBoost PLL Features in APEX Devices.

Symbol	Parameter	Min	Max	Unit	
t <sub>SKEW</sub>	Skew delay between related ClockLock/ClockBoost-generated clocks		500	ps	
JITTER	Jitter on ClockLock/ClockBoost-generated clock (5)		200	ps	
t <sub>INCLKSTB</sub>	Input clock stability (measured between adjacent clocks)		50	ps	

Notes to Table 15:

- (1) The PLL input frequency range for the EP20K100-1X device for 1x multiplication is 25 MHz to 175 MHz.
- (2) All input clock specifications must be met. The PLL may not lock onto an incoming clock if the clock specifications are not met, creating an erroneous clock within the device.
- (3) During device configuration, the ClockLock and ClockBoost circuitry is configured first. If the incoming clock is supplied during configuration, the ClockLock and ClockBoost circuitry locks during configuration, because the lock time is less than the configuration time.
- (4) The jitter specification is measured under long-term observation.
- (5) If the input clock stability is 100 ps,  $t_{JITTER}$  is 250 ps.

## Table 16 summarizes the APEX 20K ClockLock and ClockBoost parameters for -2 speed grade devices.

Symbol	Parameter	Min	Max	Unit	
f <sub>out</sub>	Output frequency	25	170	MHz	
f <sub>CLK1</sub>	Input clock frequency (ClockBoost clock multiplication factor equals 1)	25	170	MHz	
f <sub>CLK2</sub>	Input clock frequency (ClockBoost clock multiplication factor equals 2)	16	80	MHz	
f <sub>CLK4</sub>	Input clock frequency (ClockBoost clock multiplication factor equals 4)	10	34	MHz	
t <sub>OUTDUTY</sub>	Duty cycle for ClockLock/ClockBoost-generated clock	40	60	%	
f <sub>CLKDEV</sub>	Input deviation from user specification in the Quartus II software (ClockBoost clock multiplication factor equals one) (1)		25,000 (2)	PPM	
t <sub>R</sub>	Input rise time		5	ns	
t <sub>F</sub>	Input fall time		5	ns	
t <sub>LOCK</sub>	Time required for ClockLock/ ClockBoost to acquire lock (3)		10	μs	
t <sub>SKEW</sub>	Skew delay between related ClockLock/ ClockBoost- generated clock	500	500	ps	
t <sub>JITTER</sub>	Jitter on ClockLock/ ClockBoost-generated clock (4)		200	ps	
t <sub>INCLKSTB</sub>	Input clock stability (measured between adjacent clocks)		50	ps	

### Table 16. APEX 20K ClockLock & ClockBoost Parameters for -2 Speed Grade Devices

Table 18. APEX 20KE Clock Input & Output Parameters   (Part 2 of 2)   Note (1)							
Symbol	Parameter	I/O Standard	I/O Standard -1X Spe		-2X Speed Grade		Units
			Min	Max	Min	Max	
f <sub>IN</sub>	Input clock frequency	3.3-V LVTTL	1.5	290	1.5	257	MHz
		2.5-V LVTTL	1.5	281	1.5	250	MHz
		1.8-V LVTTL	1.5	272	1.5	243	MHz
		GTL+	1.5	303	1.5	261	MHz
		SSTL-2 Class I	1.5	291	1.5	253	MHz
		SSTL-2 Class II	1.5	291	1.5	253	MHz
		SSTL-3 Class I	1.5	300	1.5	260	MHz
		SSTL-3 Class II	1.5	300	1.5	260	MHz
		LVDS	1.5	420	1.5	350	MHz

#### Notes to Tables 17 and 18:

 All input clock specifications must be met. The PLL may not lock onto an incoming clock if the clock specifications are not met, creating an erroneous clock within the device.

- (2) The maximum lock time is 40 µs or 2000 input clock cycles, whichever occurs first.
- (3) Before configuration, the PLL circuits are disable and powered down. During configuration, the PLLs are still disabled. The PLLs begin to lock once the device is in the user mode. If the clock enable feature is used, lock begins once the CLKLK\_ENA pin goes high in user mode.
- (4) The PLL VCO operating range is 200 MHz ð f<sub>VCO</sub> ð 840 MHz for LVDS mode.

## SignalTap Embedded Logic Analyzer

APEX 20K devices include device enhancements to support the SignalTap embedded logic analyzer. By including this circuitry, the APEX 20K device provides the ability to monitor design operation over a period of time through the IEEE Std. 1149.1 (JTAG) circuitry; a designer can analyze internal logic at speed without bringing internal signals to the I/O pins. This feature is particularly important for advanced packages such as FineLine BGA packages because adding a connection to a pin during the debugging process can be difficult after a board is designed and manufactured. P

For DC Operating Specifications on APEX 20KE I/O standards, please refer to *Application Note 117 (Using Selectable I/O Standards in Altera Devices).* 

Table 30. APEX 20KE Device Capacitance Note (15)								
Symbol	Parameter	Conditions	Min	Max	Unit			
C <sub>IN</sub>	Input capacitance	V <sub>IN</sub> = 0 V, f = 1.0 MHz		8	pF			
CINCLK	Input capacitance on dedicated clock pin	V <sub>IN</sub> = 0 V, f = 1.0 MHz		12	pF			
C <sub>OUT</sub>	Output capacitance	V <sub>OUT</sub> = 0 V, f = 1.0 MHz		8	pF			

#### Notes to Tables 27 through 30:

- (1) See the Operating Requirements for Altera Devices Data Sheet.
- (2) Minimum DC input is -0.5 V. During transitions, the inputs may undershoot to -2.0 V or overshoot to 5.75 V for input currents less than 100 mA and periods shorter than 20 ns.
- (3) Numbers in parentheses are for industrial-temperature-range devices.
- (4) Maximum  $V_{CC}$  rise time is 100 ms, and  $V_{CC}$  must rise monotonically.
- (5) Minimum DC input is -0.5 V. During transitions, the inputs may undershoot to -2.0 V or overshoot to the voltage shown in the following table based on input duty cycle for input currents less than 100 mA. The overshoot is dependent upon duty cycle of the signal. The DC case is equivalent to 100% duty cycle.

Vin	Max. Duty Cycle
4.0V	100% (DC)
4.1	90%

- 4.2 50%
- 4.3 30%
- 4.4 17%
- 4.5 10%
- (6) All pins, including dedicated inputs, clock, I/O, and JTAG pins, may be driven before V<sub>CCINT</sub> and V<sub>CCIO</sub> are powered.
- (7) Typical values are for  $T_A = 25^\circ$  C,  $V_{CCINT} = 1.8$  V, and  $V_{CCIO} = 1.8$  V, 2.5 V or 3.3 V.
- (8) These values are specified under the APEX 20KE device recommended operating conditions, shown in Table 24 on page 60.
- (9) Refer to Application Note 117 (Using Selectable I/O Standards in Altera Devices) for the V<sub>IH</sub>, V<sub>IL</sub>, V<sub>OH</sub>, V<sub>OL</sub>, and I<sub>I</sub> parameters when VCCIO = 1.8 V.
- (10) The APEX 20KE input buffers are compatible with 1.8-V, 2.5-V and 3.3-V (LVTTL and LVCMOS) signals. Additionally, the input buffers are 3.3-V PCI compliant. Input buffers also meet specifications for GTL+, CTT, AGP, SSTL-2, SSTL-3, and HSTL.
- (11) The I<sub>OH</sub> parameter refers to high-level TTL, PCI, or CMOS output current.
- (12) The I<sub>OL</sub> parameter refers to low-level TTL, PCI, or CMOS output current. This parameter applies to open-drain pins as well as output pins.
- (13) This value is specified for normal device operation. The value may vary during power-up.
- (14) Pin pull-up resistance values will be lower if an external source drives the pin higher than V<sub>CCIO</sub>.
- (15) Capacitance is sample-tested only.

Figure 33 shows the relationship between  $\rm V_{CCIO}$  and  $\rm V_{CCINT}$  for 3.3-V PCI compliance on APEX 20K devices.






Figure 34 shows the typical output drive characteristics of APEX 20K devices with 3.3-V and 2.5-V V<sub>CCIO</sub>. The output driver is compatible with the 3.3-V *PCI Local Bus Specification, Revision 2.2* (when VCCIO pins are connected to 3.3 V). 5-V tolerant APEX 20K devices in the -1 speed grade are 5-V PCI compliant over all operating conditions.







**Altera Corporation** 

Table 31. APEX 2	Table 31. APEX 20K f <sub>MAX</sub> Timing Parameters   (Part 2 of 2)				
Symbol	Parameter				
t <sub>ESBDATACO2</sub>	ESB clock-to-output delay without output registers				
t <sub>ESBDD</sub>	ESB data-in to data-out delay for RAM mode				
t <sub>PD</sub>	ESB macrocell input to non-registered output				
t <sub>PTERMSU</sub>	ESB macrocell register setup time before clock				
t <sub>PTERMCO</sub>	ESB macrocell register clock-to-output delay				
t <sub>F1-4</sub>	Fanout delay using local interconnect				
t <sub>F5-20</sub>	Fanout delay using MegaLab Interconnect				
t <sub>F20+</sub>	Fanout delay using FastTrack Interconnect				
t <sub>CH</sub>	Minimum clock high time from clock pin				
t <sub>CL</sub>	Minimum clock low time from clock pin				
t <sub>CLRP</sub>	LE clear pulse width				
t <sub>PREP</sub>	LE preset pulse width				
t <sub>ESBCH</sub>	Clock high time				
t <sub>ESBCL</sub>	Clock low time				
t <sub>ESBWP</sub>	Write pulse width				
t <sub>ESBRP</sub>	Read pulse width				

## Tables 32 and 33 describe APEX 20K external timing parameters.

Table 32. APEX 20K External Timing Parameters Note (1)				
Symbol	Clock Parameter			
t <sub>INSU</sub>	etup time with global clock at IOE register			
t <sub>INH</sub>	old time with global clock at IOE register			
t <sub>оитсо</sub>	Clock-to-output delay with global clock at IOE register			

Table 33. APEX 20K External Bidirectional Timing Parameters   Note (1)					
Symbol	Parameter	Conditions			
t <sub>INSUBIDIR</sub>	Setup time for bidirectional pins with global clock at same-row or same-column LE register				
t <sub>INHBIDIR</sub>	Hold time for bidirectional pins with global clock at same-row or same-column LE register				
<sup>t</sup> OUTCOBIDIR	Clock-to-output delay for bidirectional pins with global clock at IOE register	C1 = 10 pF			
t <sub>XZBIDIR</sub>	Synchronous IOE output buffer disable delay	C1 = 10 pF			
t <sub>ZXBIDIR</sub>	Synchronous IOE output buffer enable delay, slow slew rate = off	C1 = 10 pF			

Symbol	-1 Speed Grade		-2 Speed Grade		-3 Speed Grade		Units
							_
	Min	Max	Min	Max	Min	Max	
t <sub>SU</sub>	0.1		0.3		0.6		ns
t <sub>H</sub>	0.5		0.8		0.9		ns
t <sub>CO</sub>		0.1		0.4		0.6	ns
t <sub>LUT</sub>		1.0		1.2		1.4	ns
t <sub>ESBRC</sub>		1.7		2.1		2.4	ns
t <sub>ESBWC</sub>		5.7		6.9		8.1	ns
t <sub>ESBWESU</sub>	3.3		3.9		4.6		ns
t <sub>ESBDATASU</sub>	2.2		2.7		3.1		ns
t <sub>ESBDATAH</sub>	0.6		0.8		0.9		ns
t <sub>ESBADDRSU</sub>	2.4		2.9		3.3		ns
t <sub>ESBDATACO1</sub>		1.3		1.6		1.8	ns
t <sub>ESBDATACO2</sub>		2.5		3.1		3.6	ns
t <sub>ESBDD</sub>		2.5		3.3		3.6	ns
t <sub>PD</sub>		2.5		3.1		3.6	ns
t <sub>PTERMSU</sub>	1.7		2.1		2.4		ns
t <sub>PTERMCO</sub>		1.0		1.2		1.4	ns
t <sub>F1-4</sub>		0.4		0.5		0.6	ns
t <sub>F5-20</sub>		2.6		2.8		2.9	ns
t <sub>F20+</sub>		3.7		3.8		3.9	ns
t <sub>CH</sub>	2.0		2.5		3.0		ns
t <sub>CL</sub>	2.0		2.5		3.0		ns
t <sub>CLRP</sub>	0.5		0.6		0.8		ns
t <sub>PREP</sub>	0.5		0.5		0.5		ns
t <sub>ESBCH</sub>	2.0		2.5		3.0		ns
t <sub>ESBCL</sub>	2.0		2.5		3.0		ns
t <sub>ESBWP</sub>	1.5		1.9		2.2		ns
t <sub>ESBRP</sub>	1.0		1.2		1.4		ns

Tables 43 through 48 show the I/O external and external bidirectional timing parameter values for EP20K100, EP20K200, and EP20K400 APEX 20K devices.

Symbol	-1 Spee	-1 Speed Grade		-2 Speed Grade		-3 Speed Grade	
	Min	Max	Min	Max	Min	Мах	
t <sub>INSU</sub> (1)	2.3		2.8		3.2		ns
t <sub>INH</sub> (1)	0.0		0.0		0.0		ns
t <sub>OUTCO</sub> (1)	2.0	4.5	2.0	4.9	2.0	6.6	ns
t <sub>INSU</sub> (2)	1.1		1.2		-		ns
t <sub>INH</sub> (2)	0.0		0.0		-		ns
t <sub>оитсо</sub> <i>(2)</i>	0.5	2.7	0.5	3.1	_	4.8	ns

Table 44. EP20K100 External Bidirectional Timing Parameters								
Symbol	-1 Speed Grade		-2 Speed Grade		-3 Speed Grade		Unit	
	Min	Max	Min	Max	Min	Max		
t <sub>INSUBIDIR</sub> (1)	2.3		2.8		3.2		ns	
t <sub>INHBIDIR</sub> (1)	0.0		0.0		0.0		ns	
toutcobidir (1)	2.0	4.5	2.0	4.9	2.0	6.6	ns	
t <sub>XZBIDIR</sub> (1)		5.0		5.9		6.9	ns	
t <sub>ZXBIDIR</sub> (1)		5.0		5.9		6.9	ns	
t <sub>insubidir</sub> (2)	1.0		1.2		-		ns	
t <sub>INHBIDIR</sub> (2)	0.0		0.0		-		ns	
toutcobidir (2)	0.5	2.7	0.5	3.1	-	-	ns	
t <sub>XZBIDIR</sub> (2)		4.3		5.0		-	ns	
t <sub>ZXBIDIR</sub> (2)		4.3		5.0		-	ns	

Table 45. EP20K200 External Timing Parameters									
Symbol	-1 Speed Grade		ol -1 Speed Grade -2 Speed Grade		ed Grade	-3 Spee	Unit		
	Min	Max	Min	Мах	Min	Max			
t <sub>INSU</sub> (1)	1.9		2.3		2.6		ns		
t <sub>INH</sub> (1)	0.0		0.0		0.0		ns		
t <sub>OUTCO</sub> (1)	2.0	4.6	2.0	5.6	2.0	6.8	ns		
t <sub>INSU</sub> (2)	1.1		1.2		-		ns		
t <sub>INH</sub> (2)	0.0		0.0		-		ns		
t <sub>оитсо</sub> <i>(2)</i>	0.5	2.7	0.5	3.1	-	-	ns		

Symbol	-1		-	2		Unit	
	Min	Max	Min	Max	Min	Мах	1
t <sub>CH</sub>	0.55		0.78		1.15		ns
t <sub>CL</sub>	0.55		0.78		1.15		ns
t <sub>CLRP</sub>	0.22		0.31		0.46		ns
t <sub>PREP</sub>	0.22		0.31		0.46		ns
t <sub>ESBCH</sub>	0.55		0.78		1.15		ns
t <sub>ESBCL</sub>	0.55		0.78		1.15		ns
t <sub>ESBWP</sub>	1.43		2.01		2.97		ns
t <sub>ESBRP</sub>	1.15		1.62		2.39		ns

Symbol	-1		-1 -2		-3	Unit	
	Min	Мах	Min	Max	Min	Max	
t <sub>INSU</sub>	2.02		2.13		2.24		ns
t <sub>INH</sub>	0.00		0.00		0.00		ns
t <sub>outco</sub>	2.00	4.88	2.00	5.36	2.00	5.88	ns
t <sub>INSUPLL</sub>	2.11		2.23		-		ns
t <sub>INHPLL</sub>	0.00		0.00		-		ns
toutcopll	0.50	2.60	0.50	2.88	-	-	ns

Symbol	-1		-2		-3		Unit
	Min	Max	Min	Max	Min	Max	
t <sub>insubidir</sub>	1.85		1.77		1.54		ns
t <sub>inhbidir</sub>	0.00		0.00		0.00		ns
t <sub>outcobidir</sub>	2.00	4.88	2.00	5.36	2.00	5.88	ns
t <sub>XZBIDIR</sub>		7.48		8.46		9.83	ns
t <sub>ZXBIDIR</sub>		7.48		8.46		9.83	ns
t <sub>insubidirpll</sub>	4.12		4.24		-		ns
t <sub>inhbidirpll</sub>	0.00		0.00		-		ns
toutcobidirpll	0.50	2.60	0.50	2.88	-	-	ns
t <sub>XZBIDIRPLL</sub>		5.21		5.99		-	ns
t <sub>ZXBIDIRPLL</sub>		5.21		5.99		-	ns

Tables 85 through 90 describe  $f_{MAX}$  LE Timing Microparameters,  $f_{MAX}$  ESB Timing Microparameters,  $f_{MAX}$  Routing Delays, Minimum Pulse Width Timing Parameters, External Timing Parameters, and External Bidirectional Timing Parameters for EP20K400E APEX 20KE devices.

Table 85. EP2	Table 85. EP20K400E f <sub>MAX</sub> LE Timing Microparameters										
Symbol	-1 Speed Grade -2 Speed Grade -3 S		-3 Spee	d Grade	Unit						
	Min	Max	Min	Max	Min	Max					
t <sub>SU</sub>	0.23		0.23		0.23		ns				
t <sub>H</sub>	0.23		0.23		0.23		ns				
t <sub>CO</sub>		0.25		0.29		0.32	ns				
t <sub>LUT</sub>		0.70		0.83		1.01	ns				

Symbol	-1 Spee	d Grade	-2 Spee	ed Grade	-3 Spee	d Grade	Unit
	Min	Max	Min	Max	Min	Max	
t <sub>ESBARC</sub>		1.67		1.91		1.99	ns
t <sub>ESBSRC</sub>		2.30		2.66		2.93	ns
t <sub>ESBAWC</sub>		3.09		3.58		3.99	ns
t <sub>ESBSWC</sub>		3.01		3.65		4.05	ns
t <sub>ESBWASU</sub>	0.54		0.63		0.65		ns
t <sub>ESBWAH</sub>	0.36		0.43		0.42		ns
t <sub>ESBWDSU</sub>	0.69		0.77		0.84		ns
t <sub>ESBWDH</sub>	0.36		0.43		0.42		ns
t <sub>ESBRASU</sub>	1.61		1.77		1.86		ns
t <sub>ESBRAH</sub>	0.00		0.00		0.01		ns
t <sub>ESBWESU</sub>	1.35		1.47		1.61		ns
t <sub>ESBWEH</sub>	0.00		0.00		0.00		ns
t <sub>ESBDATASU</sub>	-0.18		-0.30		-0.27		ns
t <sub>ESBDATAH</sub>	0.13		0.13		0.13		ns
t <sub>ESBWADDRSU</sub>	-0.02		-0.11		-0.03		ns
t <sub>ESBRADDRSU</sub>	0.06		-0.01		-0.05		ns
t <sub>ESBDATACO1</sub>		1.16		1.40		1.54	ns
t <sub>ESBDATACO2</sub>		2.18		2.55		2.85	ns
t <sub>ESBDD</sub>		2.73		3.17		3.58	ns
t <sub>PD</sub>		1.57		1.83		2.07	ns
t <sub>PTERMSU</sub>	0.92		0.99		1.18		ns
t <sub>PTERMCO</sub>		1.18		1.43		1.17	ns

Symbol	-1 Speed Grade		-2 Spee	d Grade	-3 Spee	Unit	
	Min	Max	Min	Max	Min	Max	1
t <sub>insubidir</sub>	2.93		3.23		3.44		ns
t <sub>inhbidir</sub>	0.00		0.00		0.00		ns
toutcobidir	2.00	5.25	2.00	5.79	2.00	6.32	ns
t <sub>XZBIDIR</sub>		5.95		6.77		7.12	ns
t <sub>zxbidir</sub>		5.95		6.77		7.12	ns
t <sub>insubidirpll</sub>	4.31		4.76		-		ns
t <sub>inhbidirpll</sub>	0.00		0.00		-		ns
t <sub>outcobidirpll</sub>	0.50	2.25	0.50	2.45	-	-	ns
t <sub>xzbidirpll</sub>		2.94		3.43		-	ns
t <sub>zxbidirpll</sub>		2.94		3.43		-	ns

Tables 91 through 96 describe  $f_{MAX}$  LE Timing Microparameters,  $f_{MAX}$  ESB Timing Microparameters,  $f_{MAX}$  Routing Delays, Minimum Pulse Width Timing Parameters, External Timing Parameters, and External Bidirectional Timing Parameters for EP20K600E APEX 20KE devices.

Table 91. EP20K600E f <sub>MAX</sub> LE Timing Microparameters									
Symbol	-1 Speed Grade		Symbol -1 Speed Grade -2 Sp		-2 Spee	ed Grade	-3 Spee	Unit	
	Min	Max	Min	Max	Min	Мах			
t <sub>SU</sub>	0.16		0.16		0.17		ns		
t <sub>H</sub>	0.29		0.33		0.37		ns		
t <sub>CO</sub>		0.65		0.38		0.49	ns		
t <sub>LUT</sub>		0.70		1.00		1.30	ns		

Т

SRAM configuration elements allow APEX 20K devices to be reconfigured in-circuit by loading new configuration data into the device. Real-time reconfiguration is performed by forcing the device into command mode with a device pin, loading different configuration data, reinitializing the device, and resuming usermode operation. In-field upgrades can be performed by distributing new configuration files.

## **Configuration Schemes**

The configuration data for an APEX 20K device can be loaded with one of five configuration schemes (see Table 111), chosen on the basis of the target application. An EPC2 or EPC16 configuration device, intelligent controller, or the JTAG port can be used to control the configuration of an APEX 20K device. When a configuration device is used, the system can configure automatically at system power-up.

Multiple APEX 20K devices can be configured in any of five configuration schemes by connecting the configuration enable (nCE) and configuration enable output (nCEO) pins on each device.

Table 111. Data Sources for Configuration					
Configuration Scheme	Data Source				
Configuration device	EPC1, EPC2, EPC16 configuration devices				
Passive serial (PS)	MasterBlaster or ByteBlasterMV download cable or serial data source				
Passive parallel asynchronous (PPA)	Parallel data source				
Passive parallel synchronous (PPS)	Parallel data source				
JTAG	MasterBlaster or ByteBlasterMV download cable or a microprocessor				
	with a Jam or JBC File				



For more information on configuration, see *Application Note* 116 (*Configuring APEX 20K, FLEX 10K, & FLEX 6000 Devices.*)

## **Device Pin-Outs**

See the Altera web site (http://www.altera.com) or the *Altera Digital Library* for pin-out information