# E·XFL

## Intel - EP20K30EFI144-2XN Datasheet



Welcome to E-XFL.COM

#### Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

#### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

Product Status	Obsolete
Number of LABs/CLBs	120
Number of Logic Elements/Cells	1200
Total RAM Bits	24576
Number of I/O	93
Number of Gates	113000
Voltage - Supply	1.71V ~ 1.89V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 100°C (TJ)
Package / Case	144-BGA
Supplier Device Package	144-FBGA (13x13)
Purchase URL	https://www.e-xfl.com/product-detail/intel/ep20k30efi144-2xn

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

#### LE Operating Modes

The APEX 20K LE can operate in one of the following three modes:

- Normal mode
- Arithmetic mode
- Counter mode

Each mode uses LE resources differently. In each mode, seven available inputs to the LE—the four data inputs from the LAB local interconnect, the feedback from the programmable register, and the carry-in and cascade-in from the previous LE—are directed to different destinations to implement the desired logic function. LAB-wide signals provide clock, asynchronous clear, asynchronous preset, asynchronous load, synchronous clear, synchronous load, and clock enable control for the register. These LAB-wide signals are available in all LE modes.

The Quartus II software, in conjunction with parameterized functions such as LPM and DesignWare functions, automatically chooses the appropriate mode for common functions such as counters, adders, and multipliers. If required, the designer can also create special-purpose functions that specify which LE operating mode to use for optimal performance. Figure 8 shows the LE operating modes.



Figure 18. Deep Memory Block Implemented with Multiple ESBs

The ESB implements two forms of dual-port memory: read/write clock mode and input/output clock mode. The ESB can also be used for bidirectional, dual-port memory applications in which two ports read or write simultaneously. To implement this type of dual-port memory, two or four ESBs are used to support two simultaneous reads or writes. This functionality is shown in Figure 19.



## Input/Output Clock Mode

The input/output clock mode contains two clocks. One clock controls all registers for inputs into the ESB: data input, WE, RE, read address, and write address. The other clock controls the ESB data output registers. The ESB also supports clock enable and asynchronous clear signals; these signals also control the reading and writing of registers independently. Input/output clock mode is commonly used for applications where the reads and writes occur at the same system frequency, but require different clock enable signals for the input and output registers. Figure 21 shows the ESB in input/output clock mode.



#### Figure 21. ESB in Input/Output Clock Mode

#### Notes to Figure 21:

All registers can be cleared asynchronously by ESB local interconnect signals, global signals, or the chip-wide reset. (1)APEX 20KE devices have four dedicated clocks. (2)

## Single-Port Mode

The APEX 20K ESB also supports a single-port mode, which is used when simultaneous reads and writes are not required. See Figure 22.

#### Altera Corporation

## Figure 26. APEX 20KE Bidirectional I/O Registers N





#### Notes to Figure 26:

- (1) This programmable delay has four settings: off and three levels of delay.
- (2) The output enable and input registers are LE registers in the LAB adjacent to the bidirectional pin.



#### Figure 29. APEX 20KE I/O Banks

#### Notes to Figure 29:

- For more information on placing I/O pins in LVDS blocks, refer to the Guidelines for Using LVDS Blocks section in Application Note 120 (Using LVDS in APEX 20KE Devices).
- (2) If the LVDS input and output blocks are not used for LVDS, they can support all of the I/O standards and can be used as input, output, or bidirectional pins with V<sub>CCIO</sub> set to 3.3 V, 2.5 V, or 1.8 V.

## Power Sequencing & Hot Socketing

Because APEX 20K and APEX 20KE devices can be used in a mixedvoltage environment, they have been designed specifically to tolerate any possible power-up sequence. Therefore, the  $V_{CCIO}$  and  $V_{CCINT}$  power supplies may be powered in any order.

For more information, please refer to the "Power Sequencing Considerations" section in the *Configuring APEX 20KE & APEX 20KC Devices* chapter of the *Configuration Devices Handbook*.

Signals can be driven into APEX 20K devices before and during power-up without damaging the device. In addition, APEX 20K devices do not drive out during power-up. Once operating conditions are reached and the device is configured, APEX 20K and APEX 20KE devices operate as specified by the user.

For designs that require both a multiplied and non-multiplied clock, the clock trace on the board can be connected to CLK2p. Table 14 shows the combinations supported by the ClockLock and ClockBoost circuitry. The CLK2p pin can feed both the ClockLock and ClockBoost circuitry in the APEX 20K device. However, when both circuits are used, the other clock pin (CLK1p) cannot be used.

Table 14. Multiplication Factor Combinations				
Clock 1	Clock 2			
×1	×1			
×1, ×2	×2			
×1, ×2, ×4	×4			

## APEX 20KE ClockLock Feature

APEX 20KE devices include an enhanced ClockLock feature set. These devices include up to four PLLs, which can be used independently. Two PLLs are designed for either general-purpose use or LVDS use (on devices that support LVDS I/O pins). The remaining two PLLs are designed for general-purpose use. The EP20K200E and smaller devices have two PLLs; the EP20K300E and larger devices have four PLLs.

The following sections describe some of the features offered by the APEX 20KE PLLs.

## External PLL Feedback

The ClockLock circuit's output can be driven off-chip to clock other devices in the system; further, the feedback loop of the PLL can be routed off-chip. This feature allows the designer to exercise fine control over the I/O interface between the APEX 20KE device and another high-speed device, such as SDRAM.

## Clock Multiplication

The APEX 20KE ClockBoost circuit can multiply or divide clocks by a programmable number. The clock can be multiplied by  $m/(n \times k)$  or  $m/(n \times v)$ , where *m* and *k* range from 2 to 160, and *n* and *v* range from 1 to 16. Clock multiplication and division can be used for time-domain multiplexing and other functions, which can reduce design LE requirements.

Table 18. /	Table 18. APEX 20KE Clock Input & Output Parameters (Part 2 of 2) Note (1)									
Symbol	Parameter	I/O Standard	-1X Spe	ed Grade	-2X Speed	Grade	Units			
			Min	Max	Min	Max				
f <sub>IN</sub>	Input clock frequency	3.3-V LVTTL	1.5	290	1.5	257	MHz			
		2.5-V LVTTL	1.5	281	1.5	250	MHz			
		1.8-V LVTTL	1.5	272	1.5	243	MHz			
		GTL+	1.5	303	1.5	261	MHz			
		SSTL-2 Class I	1.5	291	1.5	253	MHz			
		SSTL-2 Class II	1.5	291	1.5	253	MHz			
		SSTL-3 Class I	1.5	300	1.5	260	MHz			
		SSTL-3 Class II	1.5	300	1.5	260	MHz			
		LVDS	1.5	420	1.5	350	MHz			

#### Notes to Tables 17 and 18:

 All input clock specifications must be met. The PLL may not lock onto an incoming clock if the clock specifications are not met, creating an erroneous clock within the device.

- (2) The maximum lock time is 40 µs or 2000 input clock cycles, whichever occurs first.
- (3) Before configuration, the PLL circuits are disable and powered down. During configuration, the PLLs are still disabled. The PLLs begin to lock once the device is in the user mode. If the clock enable feature is used, lock begins once the CLKLK\_ENA pin goes high in user mode.
- (4) The PLL VCO operating range is 200 MHz ð f<sub>VCO</sub> ð 840 MHz for LVDS mode.

# SignalTap Embedded Logic Analyzer

APEX 20K devices include device enhancements to support the SignalTap embedded logic analyzer. By including this circuitry, the APEX 20K device provides the ability to monitor design operation over a period of time through the IEEE Std. 1149.1 (JTAG) circuitry; a designer can analyze internal logic at speed without bringing internal signals to the I/O pins. This feature is particularly important for advanced packages such as FineLine BGA packages because adding a connection to a pin during the debugging process can be difficult after a board is designed and manufactured.



#### Figure 32. APEX 20K AC Test Conditions Note (1)

#### Note to Figure 32:

Power supply transients can affect AC measurements. Simultaneous transitions of (1) multiple outputs should be avoided for accurate measurement. Threshold tests must not be performed under AC conditions. Large-amplitude, fast-groundcurrent transients normally occur as the device outputs discharge the load capacitances. When these transients flow through the parasitic inductance between the device ground pin and the test system ground, significant reductions in observable noise immunity can result.

# Operating **Conditions**

Tables 23 through 26 provide information on absolute maximum ratings, recommended operating conditions, DC operating conditions, and capacitance for 2.5-V APEX 20K devices.

Symbol	Parameter	Conditions	Min	Max	Unit				
V <sub>CCINT</sub>	Supply voltage	With respect to ground (3)	-0.5	3.6	V				
V <sub>CCIO</sub>			-0.5	4.6	V				
VI	DC input voltage		-2.0	5.75	V				
I <sub>OUT</sub>	DC output current, per pin		-25	25	mA				
T <sub>STG</sub>	Storage temperature	No bias	-65	150	°C				
T <sub>AMB</sub>	Ambient temperature	Under bias	-65	135	°C				
Τ <sub>J</sub>	Junction temperature	PQFP, RQFP, TQFP, and BGA packages, under bias		135	°C				
		Ceramic PGA packages, under bias		150	°C				

Table 23. APEX 20K 5.0-V Tolerant Device Absolute Maximum Ratings	Notes (1), (2)
-------------------------------------------------------------------	----------------

Table 24. APEX 20K 5.0-V Tolerant Device Recommended Operating Conditions Note (2)							
Symbol	Parameter	Conditions	Min	Max	Unit		
V <sub>CCINT</sub>	Supply voltage for internal logic and input buffers	(4), (5)	2.375 (2.375)	2.625 (2.625)	V		
V <sub>CCIO</sub>	Supply voltage for output buffers, 3.3-V operation	(4), (5)	3.00 (3.00)	3.60 (3.60)	V		
	Supply voltage for output buffers, 2.5-V operation	(4), (5)	2.375 (2.375)	2.625 (2.625)	V		
VI	Input voltage	(3), (6)	-0.5	5.75	V		
Vo	Output voltage		0	V <sub>CCIO</sub>	V		
ТJ	Junction temperature	For commercial use	0	85	°C		
		For industrial use	-40	100	°C		
t <sub>R</sub>	Input rise time			40	ns		
t <sub>F</sub>	Input fall time			40	ns		

Table 25. APEX 20K 5.0-V Tolerant Device DC Operating Conditions (Part 1 of 2) Notes (2), (7), (8)								
Symbol	Parameter	Conditions	Min	Тур	Max	Unit		
V <sub>IH</sub>	High-level input voltage		1.7, 0.5 × V <sub>CCIO</sub> (9)		5.75	V		
V <sub>IL</sub>	Low-level input voltage		-0.5		$0.8, 0.3 \times V_{CCIO}$	V		
V <sub>OH</sub>	3.3-V high-level TTL output voltage	I <sub>OH</sub> = -8 mA DC, V <sub>CCIO</sub> = 3.00 V <i>(10)</i>	2.4			V		
	3.3-V high-level CMOS output voltage	I <sub>OH</sub> = -0.1 mA DC, V <sub>CCIO</sub> = 3.00 V <i>(10)</i>	V <sub>CCIO</sub> - 0.2			V		
	3.3-V high-level PCI output voltage	$I_{OH} = -0.5 \text{ mA DC},$ $V_{CCIO} = 3.00 \text{ to } 3.60 \text{ V}$ (10)	$0.9 \times V_{CCIO}$			V		
	2.5-V high-level output voltage	I <sub>OH</sub> = -0.1 mA DC, V <sub>CCIO</sub> = 2.30 V <i>(10)</i>	2.1			V		
		I <sub>OH</sub> = -1 mA DC, V <sub>CCIO</sub> = 2.30 V <i>(10)</i>	2.0			V		
		$I_{OH} = -2 \text{ mA DC},$ $V_{CCIO} = 2.30 \text{ V} (10)$	1.7			V		

Table 25. APEX 20K 5.0-V Tolerant Device DC Operating Conditions (Part 2 of 2) Notes (2), (7), (8)									
Symbol	Parameter	Conditions	Min	Тур	Max	Unit			
V <sub>OL</sub>	3.3-V low-level TTL output voltage	I <sub>OL</sub> = 12 mA DC, V <sub>CCIO</sub> = 3.00 V (11)			0.45	V			
	3.3-V low-level CMOS output voltage	$I_{OL} = 0.1 \text{ mA DC},$ $V_{CCIO} = 3.00 \text{ V} (11)$			0.2	V			
	3.3-V low-level PCI output voltage	I <sub>OL</sub> = 1.5 mA DC, V <sub>CCIO</sub> = 3.00 to 3.60 V (11)			$0.1  imes V_{CCIO}$	V			
	2.5-V low-level output voltage	I <sub>OL</sub> = 0.1 mA DC, V <sub>CCIO</sub> = 2.30 V (11)			0.2	V			
		I <sub>OL</sub> = 1 mA DC, V <sub>CCIO</sub> = 2.30 V (11)			0.4	V			
		I <sub>OL</sub> = 2 mA DC, V <sub>CCIO</sub> = 2.30 V (11)			0.7	V			
I <sub>I</sub>	Input pin leakage current	$V_1 = 5.75$ to $-0.5$ V	-10		10	μA			
I <sub>OZ</sub>	Tri-stated I/O pin leakage current	$V_{O} = 5.75$ to $-0.5$ V	-10		10	μA			
I <sub>CC0</sub>	V <sub>CC</sub> supply current (standby) (All ESBs in power-down mode)	$V_1$ = ground, no load, no toggling inputs, -1 speed grade (12)		10		mA			
		V <sub>1</sub> = ground, no load, no toggling inputs, -2, -3 speed grades (12)		5		mA			
R <sub>CONF</sub>	Value of I/O pin pull-up resistor	V <sub>CCIO</sub> = 3.0 V (13)	20		50	W			
	before and during configuration	V <sub>CCIO</sub> = 2.375 V (13)	30		80	W			



Figure 35 shows the output drive characteristics of APEX 20KE devices.

*Note to Figure 35:*(1) These are transient (AC) currents.

## **Timing Model**

The high-performance FastTrack and MegaLAB interconnect routing resources ensure predictable performance, accurate simulation, and accurate timing analysis. This predictable performance contrasts with that of FPGAs, which use a segmented connection scheme and therefore have unpredictable performance.

Table 39. APEX 20KE External Bidirectional Timing Parameters   Note (1)							
Symbol	Symbol Parameter						
t <sub>INSUBIDIR</sub>	Setup time for bidirectional pins with global clock at LAB adjacent Input Register						
t <sub>INHBIDIR</sub>	Hold time for bidirectional pins with global clock at LAB adjacent Input Register						
<sup>t</sup> OUTCOBIDIR	Clock-to-output delay for bidirectional pins with global clock at IOE output register	C1 = 10 pF					
t <sub>XZBIDIR</sub>	Synchronous Output Enable Register to output buffer disable delay	C1 = 10 pF					
t <sub>ZXBIDIR</sub>	Synchronous Output Enable Register output buffer enable delay	C1 = 10 pF					
t <sub>INSUBIDIRPLL</sub>	Setup time for bidirectional pins with PLL clock at LAB adjacent Input Register						
t <sub>INHBIDIRPLL</sub>	Hold time for bidirectional pins with PLL clock at LAB adjacent Input Register						
<sup>t</sup> OUTCOBIDIRPLL	Clock-to-output delay for bidirectional pins with PLL clock at IOE output register	C1 = 10 pF					
t <sub>XZBIDIRPLL</sub>	Synchronous Output Enable Register to output buffer disable delay with PLL	C1 = 10 pF					
t <sub>ZXBIDIRPLL</sub>	Synchronous Output Enable Register output buffer enable delay with PLL	C1 = 10 pF					

#### Note to Tables 38 and 39:

Г

(1) These timing parameters are sample-tested only.

Table 41. EP20K	Table 41. EP20K200 f <sub>MAX</sub> Timing Parameters						
Symbol	-1 Spee	d Grade	-2 Spee	ed Grade	-3 Speed Grade		Units
	Min	Max	Min	Max	Min	Max	
t <sub>SU</sub>	0.5		0.6		0.8		ns
t <sub>H</sub>	0.7		0.8		1.0		ns
t <sub>CO</sub>		0.3		0.4		0.5	ns
t <sub>LUT</sub>		0.8		1.0		1.3	ns
t <sub>ESBRC</sub>		1.7		2.1		2.4	ns
t <sub>ESBWC</sub>		5.7		6.9		8.1	ns
t <sub>ESBWESU</sub>	3.3		3.9		4.6		ns
t <sub>ESBDATASU</sub>	2.2		2.7		3.1		ns
t <sub>ESBDATAH</sub>	0.6		0.8		0.9		ns
t <sub>ESBADDRSU</sub>	2.4		2.9		3.3		ns
t <sub>ESBDATACO1</sub>		1.3		1.6		1.8	ns
t <sub>ESBDATACO2</sub>		2.6		3.1		3.6	ns
t <sub>ESBDD</sub>		2.5		3.3		3.6	ns
t <sub>PD</sub>		2.5		3.0		3.6	ns
t <sub>PTERMSU</sub>	2.3		2.7		3.2		ns
t <sub>PTERMCO</sub>		1.5		1.8		2.1	ns
t <sub>F1-4</sub>		0.5		0.6		0.7	ns
t <sub>F5-20</sub>		1.6		1.7		1.8	ns
t <sub>F20+</sub>		2.2		2.2		2.3	ns
t <sub>CH</sub>	2.0		2.5		3.0		ns
t <sub>CL</sub>	2.0		2.5		3.0		ns
t <sub>CLRP</sub>	0.3		0.4		0.4		ns
t <sub>PREP</sub>	0.4		0.5		0.5		ns
t <sub>ESBCH</sub>	2.0		2.5		3.0		ns
t <sub>ESBCL</sub>	2.0		2.5		3.0		ns
t <sub>ESBWP</sub>	1.6		1.9		2.2		ns
t <sub>ESBRP</sub>	1.0		1.3		1.4		ns

Table 43. EP20K100 External Timing Parameters									
Symbol	-1 Spe	-1 Speed Grade		-2 Speed Grade		-3 Speed Grade			
	Min	Мах	Min	Max	Min	Max			
t <sub>INSU</sub> (1)	2.3		2.8		3.2		ns		
t <sub>INH</sub> (1)	0.0		0.0		0.0		ns		
t <sub>OUTCO</sub> (1)	2.0	4.5	2.0	4.9	2.0	6.6	ns		
t <sub>INSU</sub> (2)	1.1		1.2		-		ns		
t <sub>INH</sub> (2)	0.0		0.0		-		ns		
t <sub>OUTCO</sub> (2)	0.5	2.7	0.5	3.1	_	4.8	ns		

Table 44. EP20K100 External Bidirectional Timing Parameters								
Symbol	-1 Spe	ed Grade	-2 Spe	-2 Speed Grade		-3 Speed Grade		
	Min	Мах	Min	Max	Min	Max		
t <sub>INSUBIDIR</sub> (1)	2.3		2.8		3.2		ns	
t <sub>INHBIDIR</sub> (1)	0.0		0.0		0.0		ns	
t <sub>OUTCOBIDIR</sub>	2.0	4.5	2.0	4.9	2.0	6.6	ns	
t <sub>XZBIDIR</sub> (1)		5.0		5.9		6.9	ns	
t <sub>ZXBIDIR</sub> (1)		5.0		5.9		6.9	ns	
t <sub>INSUBIDIR</sub> (2)	1.0		1.2		-		ns	
t <sub>inhbidir</sub> (2)	0.0		0.0		-		ns	
toutcobidir <i>(2)</i>	0.5	2.7	0.5	3.1	-	-	ns	
t <sub>XZBIDIR</sub> (2)		4.3		5.0		-	ns	
t <sub>ZXBIDIR</sub> (2)		4.3		5.0		-	ns	

Table 45. EP20K200 External Timing Parameters											
Symbol	-1 Spec	ed Grade	-2 Spe	-2 Speed Grade		-3 Speed Grade					
	Min	Max	Min	Мах	Min	Мах					
t <sub>INSU</sub> (1)	1.9		2.3		2.6		ns				
t <sub>INH</sub> (1)	0.0		0.0		0.0		ns				
t <sub>OUTCO</sub> (1)	2.0	4.6	2.0	5.6	2.0	6.8	ns				
t <sub>INSU</sub> (2)	1.1		1.2		-		ns				
t <sub>INH</sub> (2)	0.0		0.0		-		ns				
t <sub>оитсо</sub> <i>(2)</i>	0.5	2.7	0.5	3.1	-	-	ns				

Table 57. EP20K60E f <sub>MAX</sub> Routing Delays											
Symbol	l -1			-2		3	Unit				
	Min	Max	Min	Max	Min	Max					
t <sub>F1-4</sub>		0.24		0.26		0.30	ns				
t <sub>F5-20</sub>		1.45		1.58		1.79	ns				
t <sub>F20+</sub>		1.96		2.14		2.45	ns				

Table 58. EP20K60E Minimum Pulse Width Timing Parameters											
Symbol	-	-1		-2		}	Unit				
	Min	Max	Min	Max	Min	Max					
t <sub>CH</sub>	2.00		2.50		2.75		ns				
t <sub>CL</sub>	2.00		2.50		2.75		ns				
t <sub>CLRP</sub>	0.20		0.28		0.41		ns				
t <sub>PREP</sub>	0.20		0.28		0.41		ns				
t <sub>ESBCH</sub>	2.00		2.50		2.75		ns				
t <sub>ESBCL</sub>	2.00		2.50		2.75		ns				
t <sub>ESBWP</sub>	1.29		1.80		2.66		ns				
t <sub>ESBRP</sub>	1.04		1.45		2.14		ns				

Table 59. EP20K60E External Timing Parameters											
Symbol	Symbol -1			-2	-3		Unit				
	Min	Max	Min	Max	Min	Max					
t <sub>INSU</sub>	2.03		2.12		2.23		ns				
t <sub>INH</sub>	0.00		0.00		0.00		ns				
t <sub>outco</sub>	2.00	4.84	2.00	5.31	2.00	5.81	ns				
tinsupll	1.12		1.15		-		ns				
t <sub>INHPLL</sub>	0.00		0.00		-		ns				
t <sub>outcopll</sub>	0.50	3.37	0.50	3.69	-	-	ns				

Table 64. EP2	Table 64. EP20K100E Minimum Pulse Width Timing Parameters											
Symbol	-	1	-	-2		3	Unit					
	Min	Max	Min	Max	Min	Max						
t <sub>CH</sub>	2.00		2.00		2.00		ns					
t <sub>CL</sub>	2.00		2.00		2.00		ns					
t <sub>CLRP</sub>	0.20		0.20		0.20		ns					
t <sub>PREP</sub>	0.20		0.20		0.20		ns					
t <sub>ESBCH</sub>	2.00		2.00		2.00		ns					
t <sub>ESBCL</sub>	2.00		2.00		2.00		ns					
t <sub>ESBWP</sub>	1.29		1.53		1.66		ns					
t <sub>ESBRP</sub>	1.11		1.29		1.41		ns					

Table 65. EP2	Table 65. EP20K100E External Timing Parameters											
Symbol	-	1		-2		}	Unit					
	Min	Max	Min	Max	Min	Max						
t <sub>INSU</sub>	2.23		2.32		2.43		ns					
t <sub>INH</sub>	0.00		0.00		0.00		ns					
t <sub>outco</sub>	2.00	4.86	2.00	5.35	2.00	5.84	ns					
t <sub>INSUPLL</sub>	1.58		1.66		-		ns					
t <sub>INHPLL</sub>	0.00		0.00		-		ns					
t <sub>outcopll</sub>	0.50	2.96	0.50	3.29	-	-	ns					

Table 66. EP20K10	Table 66. EP20K100E External Bidirectional Timing Parameters										
Symbol	-1		-	-2		-3					
	Min	Max	Min	Max	Min	Max					
t <sub>insubidir</sub>	2.74		2.96		3.19		ns				
t <sub>inhbidir</sub>	0.00		0.00		0.00		ns				
t <sub>outcobidir</sub>	2.00	4.86	2.00	5.35	2.00	5.84	ns				
t <sub>XZBIDIR</sub>		5.00		5.48		5.89	ns				
t <sub>ZXBIDIR</sub>		5.00		5.48		5.89	ns				
t <sub>insubidirpll</sub>	4.64		5.03		-		ns				
t <sub>inhbidirpll</sub>	0.00		0.00		-		ns				
t <sub>outcobidirpll</sub>	0.50	2.96	0.50	3.29	-	-	ns				
t <sub>xzbidirpll</sub>		3.10		3.42		-	ns				
t <sub>ZXBIDIRPLL</sub>		3.10		3.42		-	ns				

٦

Table 86. EP20k	Table 86. EP20K400E f <sub>MAX</sub> ESB Timing Microparameters									
Symbol	-1 Spee	d Grade	-2 Spe	-2 Speed Grade		d Grade	Unit			
	Min	Max	Min	Max	Min	Max				
t <sub>ESBARC</sub>		1.67		1.91		1.99	ns			
t <sub>ESBSRC</sub>		2.30		2.66		2.93	ns			
t <sub>ESBAWC</sub>		3.09		3.58		3.99	ns			
t <sub>ESBSWC</sub>		3.01		3.65		4.05	ns			
t <sub>ESBWASU</sub>	0.54		0.63		0.65		ns			
t <sub>ESBWAH</sub>	0.36		0.43		0.42		ns			
t <sub>ESBWDSU</sub>	0.69		0.77		0.84		ns			
t <sub>ESBWDH</sub>	0.36		0.43		0.42		ns			
t <sub>ESBRASU</sub>	1.61		1.77		1.86		ns			
t <sub>ESBRAH</sub>	0.00		0.00		0.01		ns			
t <sub>ESBWESU</sub>	1.35		1.47		1.61		ns			
t <sub>ESBWEH</sub>	0.00		0.00		0.00		ns			
t <sub>ESBDATASU</sub>	-0.18		-0.30		-0.27		ns			
t <sub>ESBDATAH</sub>	0.13		0.13		0.13		ns			
t <sub>ESBWADDRSU</sub>	-0.02		-0.11		-0.03		ns			
t <sub>ESBRADDRSU</sub>	0.06		-0.01		-0.05		ns			
t <sub>ESBDATACO1</sub>		1.16		1.40		1.54	ns			
t <sub>ESBDATACO2</sub>		2.18		2.55		2.85	ns			
t <sub>ESBDD</sub>		2.73		3.17		3.58	ns			
t <sub>PD</sub>		1.57		1.83		2.07	ns			
t <sub>PTERMSU</sub>	0.92		0.99		1.18		ns			
t <sub>PTERMCO</sub>		1.18		1.43		1.17	ns			

#### APEX 20K Programmable Logic Device Family Data Sheet

Table 87. EP20K400E f <sub>MAX</sub> Routing Delays											
Symbol	-1 Spe	ed Grade	e -2 Speed Grade -3 Speed Grade		d Grade	Unit					
	Min	Max	Min	Max	Min	Max					
t <sub>F1-4</sub>		0.25		0.25		0.26	ns				
t <sub>F5-20</sub>		1.01		1.12		1.25	ns				
t <sub>F20+</sub>		3.71		3.92		4.17	ns				

Symbol	-1 Spee	-1 Speed Grade		-2 Speed Grade		-3 Speed Grade		
	Min	Max	Min	Max	Min	Max		
t <sub>CH</sub>	1.36		2.22		2.35		ns	
t <sub>CL</sub>	1.36		2.26		2.35		ns	
t <sub>CLRP</sub>	0.18		0.18		0.19		ns	
t <sub>PREP</sub>	0.18		0.18		0.19		ns	
t <sub>ESBCH</sub>	1.36		2.26		2.35		ns	
t <sub>ESBCL</sub>	1.36		2.26		2.35		ns	
t <sub>ESBWP</sub>	1.17		1.38		1.56		ns	
t <sub>ESBRP</sub>	0.94		1.09		1.25		ns	

Table 89. EP20K400E External Timing Parameters											
Symbol	-1 Spee	-1 Speed Grade		-2 Speed Grade		d Grade	Unit				
	Min	Max	Min	Max	Min	Max					
t <sub>INSU</sub>	2.51		2.64		2.77		ns				
t <sub>INH</sub>	0.00		0.00		0.00		ns				
t <sub>outco</sub>	2.00	5.25	2.00	5.79	2.00	6.32	ns				
t <sub>insupll</sub>	3.221		3.38		-		ns				
t <sub>INHPLL</sub>	0.00		0.00		-		ns				
t <sub>outcopll</sub>	0.50	2.25	0.50	2.45	-	-	ns				

Г

Table 98. EP20K1000E f <sub>MAX</sub> ESB Timing Microparameters							
Symbol	-1 Speed Grade		-2 Speed Grade		-3 Speed Grade		Unit
	Min	Max	Min	Max	Min	Max	1
t <sub>ESBARC</sub>		1.78		2.02		1.95	ns
t <sub>ESBSRC</sub>		2.52		2.91		3.14	ns
t <sub>ESBAWC</sub>		3.52		4.11		4.40	ns
t <sub>ESBSWC</sub>		3.23		3.84		4.16	ns
t <sub>ESBWASU</sub>	0.62		0.67		0.61		ns
t <sub>ESBWAH</sub>	0.41		0.55		0.55		ns
t <sub>ESBWDSU</sub>	0.77		0.79		0.81		ns
t <sub>ESBWDH</sub>	0.41		0.55		0.55		ns
t <sub>ESBRASU</sub>	1.74		1.92		1.85		ns
t <sub>ESBRAH</sub>	0.00		0.01		0.23		ns
t <sub>ESBWESU</sub>	2.07		2.28		2.41		ns
t <sub>ESBWEH</sub>	0.00		0.00		0.00		ns
t <sub>ESBDATASU</sub>	0.25		0.27		0.29		ns
t <sub>ESBDATAH</sub>	0.13		0.13		0.13		ns
t <sub>ESBWADDRSU</sub>	0.11		0.04		0.11		ns
t <sub>ESBRADDRSU</sub>	0.14		0.11		0.16		ns
t <sub>ESBDATACO1</sub>		1.29		1.50		1.63	ns
t <sub>ESBDATACO2</sub>		2.55		2.99		3.22	ns
t <sub>ESBDD</sub>		3.12		3.57		3.85	ns
t <sub>PD</sub>		1.84		2.13		2.32	ns
t <sub>PTERMSU</sub>	1.08		1.19		1.32		ns
t <sub>PTERMCO</sub>		1.31		1.53		1.66	ns

Г

٦

SRAM configuration elements allow APEX 20K devices to be reconfigured in-circuit by loading new configuration data into the device. Real-time reconfiguration is performed by forcing the device into command mode with a device pin, loading different configuration data, reinitializing the device, and resuming usermode operation. In-field upgrades can be performed by distributing new configuration files.

## **Configuration Schemes**

The configuration data for an APEX 20K device can be loaded with one of five configuration schemes (see Table 111), chosen on the basis of the target application. An EPC2 or EPC16 configuration device, intelligent controller, or the JTAG port can be used to control the configuration of an APEX 20K device. When a configuration device is used, the system can configure automatically at system power-up.

Multiple APEX 20K devices can be configured in any of five configuration schemes by connecting the configuration enable (nCE) and configuration enable output (nCEO) pins on each device.

Table 111. Data Sources for Configuration					
Configuration Scheme	Data Source				
Configuration device	EPC1, EPC2, EPC16 configuration devices				
Passive serial (PS)	MasterBlaster or ByteBlasterMV download cable or serial data source				
Passive parallel asynchronous (PPA)	Parallel data source				
Passive parallel synchronous (PPS)	Parallel data source				
JTAG	MasterBlaster or ByteBlasterMV download cable or a microprocessor with a Jam or JBC File				



For more information on configuration, see *Application Note* 116 (*Configuring APEX 20K, FLEX 10K, & FLEX 6000 Devices.*)

# **Device Pin-Outs**

See the Altera web site (http://www.altera.com) or the *Altera Digital Library* for pin-out information