Intel - EP20K30ETC144-2 Datasheet





Welcome to <u>E-XFL.COM</u>

Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

| Product Status | Obsolete |
|--------------------------------|--|
| Number of LABs/CLBs | 120 |
| Number of Logic Elements/Cells | 1200 |
| Total RAM Bits | 24576 |
| Number of I/O | 92 |
| Number of Gates | 113000 |
| Voltage - Supply | 1.71V ~ 1.89V |
| Mounting Type | Surface Mount |
| Operating Temperature | 0°C ~ 85°C (TJ) |
| Package / Case | 144-LQFP |
| Supplier Device Package | 144-TQFP (20x20) |
| Purchase URL | https://www.e-xfl.com/product-detail/intel/ep20k30etc144-2 |
| | |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

All APEX 20K devices are reconfigurable and are 100% tested prior to shipment. As a result, test vectors do not have to be generated for fault coverage purposes. Instead, the designer can focus on simulation and design verification. In addition, the designer does not need to manage inventories of different application-specific integrated circuit (ASIC) designs; APEX 20K devices can be configured on the board for the specific functionality required.

APEX 20K devices are configured at system power-up with data stored in an Altera serial configuration device or provided by a system controller. Altera offers in-system programmability (ISP)-capable EPC1, EPC2, and EPC16 configuration devices, which configure APEX 20K devices via a serial data stream. Moreover, APEX 20K devices contain an optimized interface that permits microprocessors to configure APEX 20K devices serially or in parallel, and synchronously or asynchronously. The interface also enables microprocessors to treat APEX 20K devices as memory and configure the device by writing to a virtual memory location, making reconfiguration easy.

After an APEX 20K device has been configured, it can be reconfigured in-circuit by resetting the device and loading new data. Real-time changes can be made during system operation, enabling innovative reconfigurable computing applications.

APEX 20K devices are supported by the Altera Quartus II development system, a single, integrated package that offers HDL and schematic design entry, compilation and logic synthesis, full simulation and worst-case timing analysis, SignalTap logic analysis, and device configuration. The Quartus II software runs on Windows-based PCs, Sun SPARCstations, and HP 9000 Series 700/800 workstations.

The Quartus II software provides NativeLink interfaces to other industrystandard PC- and UNIX workstation-based EDA tools. For example, designers can invoke the Quartus II software from within third-party design tools. Further, the Quartus II software contains built-in optimized synthesis libraries; synthesis tools can use these libraries to optimize designs for APEX 20K devices. For example, the Synopsys Design Compiler library, supplied with the Quartus II development system, includes DesignWare functions optimized for the APEX 20K architecture.



Figure 12. APEX 20KE FastRow Interconnect

Table 9 summarizes how various elements of the APEX 20K architecture drive each other.

Figure 13. Product-Term Logic in ESB



Note to Figure 13:

(1) APEX 20KE devices have four dedicated clocks.

Macrocells

APEX 20K macrocells can be configured individually for either sequential or combinatorial logic operation. The macrocell consists of three functional blocks: the logic array, the product-term select matrix, and the programmable register.

Combinatorial logic is implemented in the product terms. The productterm select matrix allocates these product terms for use as either primary logic inputs (to the OR and XOR gates) to implement combinatorial functions, or as parallel expanders to be used to increase the logic available to another macrocell. One product term can be inverted; the Quartus II software uses this feature to perform DeMorgan's inversion for more efficient implementation of wide OR functions. The Quartus II software Compiler can use a NOT-gate push-back technique to emulate an asynchronous preset. Figure 14 shows the APEX 20K macrocell. ESBs can implement synchronous RAM, which is easier to use than asynchronous RAM. A circuit using asynchronous RAM must generate the RAM write enable (WE) signal, while ensuring that its data and address signals meet setup and hold time specifications relative to the WE signal. In contrast, the ESB's synchronous RAM generates its own WE signal and is self-timed with respect to the global clock. Circuits using the ESB's selftimed RAM must only meet the setup and hold time specifications of the global clock.

ESB inputs are driven by the adjacent local interconnect, which in turn can be driven by the MegaLAB or FastTrack Interconnect. Because the ESB can be driven by the local interconnect, an adjacent LE can drive it directly for fast memory access. ESB outputs drive the MegaLAB and FastTrack Interconnect. In addition, ten ESB outputs, nine of which are unique output lines, drive the local interconnect for fast connection to adjacent LEs or for fast feedback product-term logic.

When implementing memory, each ESB can be configured in any of the following sizes: 128×16 , 256×8 , 512×4 , $1,024 \times 2$, or $2,048 \times 1$. By combining multiple ESBs, the Quartus II software implements larger memory blocks automatically. For example, two 128×16 RAM blocks can be combined to form a 128×32 RAM block, and two 512×4 RAM blocks can be combined to form a 512×8 RAM block. Memory performance does not degrade for memory blocks up to 2,048 words deep. Each ESB can implement a 2,048-word-deep memory; the ESBs are used in parallel, eliminating the need for any external control logic and its associated delays.

To create a high-speed memory block that is more than 2,048 words deep, ESBs drive tri-state lines. Each tri-state line connects all ESBs in a column of MegaLAB structures, and drives the MegaLAB interconnect and row and column FastTrack Interconnect throughout the column. Each ESB incorporates a programmable decoder to activate the tri-state driver appropriately. For instance, to implement 8,192-word-deep memory, four ESBs are used. Eleven address lines drive the ESB memory, and two more drive the tri-state decoder. Depending on which 2,048-word memory page is selected, the appropriate ESB driver is turned on, driving the output to the tri-state line. The Quartus II software automatically combines ESBs with tri-state lines to form deeper memory blocks. The internal tri-state control logic is designed to avoid internal contention and floating lines. See Figure 18.



Figure 23. APEX 20KE CAM Block Diagram

CAM can be used in any application requiring high-speed searches, such as networking, communications, data compression, and cache management.

The APEX 20KE on-chip CAM provides faster system performance than traditional discrete CAM. Integrating CAM and logic into the APEX 20KE device eliminates off-chip and on-chip delays, improving system performance.

When in CAM mode, the ESB implements 32-word, 32-bit CAM. Wider or deeper CAM can be implemented by combining multiple CAMs with some ancillary logic implemented in LEs. The Quartus II software combines ESBs and LEs automatically to create larger CAMs.

CAM supports writing "don't care" bits into words of the memory. The "don't-care" bit can be used as a mask for CAM comparisons; any bit set to "don't-care" has no effect on matches.

The output of the CAM can be encoded or unencoded. When encoded, the ESB outputs an encoded address of the data's location. For instance, if the data is located in address 12, the ESB output is 12. When unencoded, the ESB uses its 16 outputs to show the location of the data over two clock cycles. In this case, if the data is located in address 12, the 12th output line goes high. When using unencoded outputs, two clock cycles are required to read the output because a 16-bit output bus is used to show the status of 32 words.

The encoded output is better suited for designs that ensure duplicate data is not written into the CAM. If duplicate data is written into two locations, the CAM's output will be incorrect. If the CAM may contain duplicate data, the unencoded output is a better solution; CAM with unencoded outputs can distinguish multiple data locations.

CAM can be pre-loaded with data during configuration, or it can be written during system operation. In most cases, two clock cycles are required to write each word into CAM. When "don't-care" bits are used, a third clock cycle is required.

Table 10 describes the APEX 20K programmable delays and their logic options in the Quartus II software.

| Table 10. APEX 20K Programmable Delay Chains | | | | |
|--|---|--|--|--|
| Programmable Delays | Quartus II Logic Option | | | |
| Input pin to core delay | Decrease input delay to internal cells | | | |
| Input pin to input register delay | Decrease input delay to input register | | | |
| Core to output register delay | Decrease input delay to output register | | | |
| Output register t_{CO} delay | Increase delay to output pin | | | |

The Quartus II software compiler can program these delays automatically to minimize setup time while providing a zero hold time. Figure 25 shows how fast bidirectional I/Os are implemented in APEX 20K devices.

The register in the APEX 20K IOE can be programmed to power-up high or low after configuration is complete. If it is programmed to power-up low, an asynchronous clear can control the register. If it is programmed to power-up high, the register cannot be asynchronously cleared or preset. This feature is useful for cases where the APEX 20K device controls an active-low input or another device; it prevents inadvertent activation of the input upon power-up.

| TADIE 21. 32-BIT APEX ZUK DEVICE IDLUDE | | | | | | | |
|---|---------------------|-----------------------|------------------------------------|-------------------------|--|--|--|
| Device | | IDCODE (32 Bits) (1) | | | | | |
| | Version (4 Bits) | Part Number (16 Bits) | Manufacturer Identity (11 Bits) | 1 (1 Bit) (2) | | | |
| EP20K30E | 0000 | 1000 0000 0011 0000 | 000 0110 1110 | 1 | | | |
| EP20K60E | 0000 | 1000 0000 0110 0000 | 000 0110 1110 | 1 | | | |
| EP20K100 | 0000 | 0000 0100 0001 0110 | 000 0110 1110 | 1 | | | |
| EP20K100E | 0000 | 1000 0001 0000 0000 | 000 0110 1110 | 1 | | | |
| EP20K160E | 0000 | 1000 0001 0110 0000 | 000 0110 1110 | 1 | | | |
| EP20K200 | 0000 | 0000 1000 0011 0010 | 000 0110 1110 | 1 | | | |
| EP20K200E | 0000 | 1000 0010 0000 0000 | 000 0110 1110 | 1 | | | |
| EP20K300E | 0000 | 1000 0011 0000 0000 | 000 0110 1110 | 1 | | | |
| EP20K400 | 0000 | 0001 0110 0110 0100 | 000 0110 1110 | 1 | | | |
| EP20K400E | 0000 | 1000 0100 0000 0000 | 000 0110 1110 | 1 | | | |
| EP20K600E | 0000 | 1000 0110 0000 0000 | 000 0110 1110 | 1 | | | |
| EP20K1000E | 0000 | 1001 0000 0000 0000 | 000 0110 1110 | 1 | | | |

11- 04 00 04 4 ~

Notes to Table 21:

The most significant bit (MSB) is on the left. (1)

(2) The IDCODE's least significant bit (LSB) is always 1.

Figure 31 shows the timing requirements for the JTAG signals.





Altera Corporation

| Table 2 | Table 25. APEX 20K 5.0-V Tolerant Device DC Operating Conditions (Part 2 of 2) Notes (2), (7), (8) | | | | | |
|-------------------|--|--|-----|-----|----------------------|------|
| Symbol | Parameter | Conditions | Min | Тур | Max | Unit |
| V _{OL} | 3.3-V low-level TTL output voltage | I _{OL} = 12 mA DC, V _{CCIO} = 3.00 V (11) | | | 0.45 | V |
| | 3.3-V low-level CMOS output voltage | $I_{OL} = 0.1 \text{ mA DC},$ $V_{CCIO} = 3.00 \text{ V} (11)$ | | | 0.2 | V |
| | 3.3-V low-level PCI output voltage | I _{OL} = 1.5 mA DC, V _{CCIO} = 3.00 to 3.60 V (11) | | | $0.1 	imes V_{CCIO}$ | V |
| | 2.5-V low-level output voltage | I _{OL} = 0.1 mA DC, V _{CCIO} = 2.30 V (11) | | | 0.2 | V |
| | | I _{OL} = 1 mA DC, V _{CCIO} = 2.30 V (11) | | | 0.4 | V |
| | | I _{OL} = 2 mA DC, V _{CCIO} = 2.30 V (11) | | | 0.7 | V |
| I _I | Input pin leakage current | $V_1 = 5.75$ to -0.5 V | -10 | | 10 | μA |
| I _{OZ} | Tri-stated I/O pin leakage current | $V_{O} = 5.75$ to -0.5 V | -10 | | 10 | μA |
| I _{CC0} | V _{CC} supply current (standby) (All ESBs in power-down mode) | V_1 = ground, no load, no toggling inputs, -1 speed grade (12) | | 10 | | mA |
| | | V ₁ = ground, no load, no toggling inputs, -2, -3 speed grades (12) | | 5 | | mA |
| R _{CONF} | Value of I/O pin pull-up resistor | V _{CCIO} = 3.0 V (13) | 20 | | 50 | W |
| | before and during configuration | V _{CCIO} = 2.375 V (13) | 30 | | 80 | W |

| Table 2 | Table 26. APEX 20K 5.0-V Tolerant Device Capacitance Notes (2), (14) | | | | |
|------------------|--|---|-----|-----|------|
| Symbol | Parameter | Conditions | Min | Max | Unit |
| C _{IN} | Input capacitance | V _{IN} = 0 V, f = 1.0 MHz | | 8 | pF |
| CINCLK | Input capacitance on dedicated clock pin | J V _{IN} = 0 V, f = 1.0 MHz 12 | | 12 | pF |
| C _{OUT} | Output capacitance | V _{OUT} = 0 V, f = 1.0 MHz | | 8 | pF |

Notes to Tables 23 through 26:

- (1) See the Operating Requirements for Altera Devices Data Sheet.
- All APEX 20K devices are 5.0-V tolerant. (2)
- (3) Minimum DC input is -0.5 V. During transitions, the inputs may undershoot to -2.0 V or overshoot to 5.75 V for input currents less than 100 mA and periods shorter than 20 ns.
- Numbers in parentheses are for industrial-temperature-range devices. (4)
- Maximum V_{CC} rise time is 100 ms, and V_{CC} must rise monotonically. (5)
- All pins, including dedicated inputs, clock I/O, and JTAG pins, may be driven before V_{CCINT} and V_{CCIO} are (6) powered.
- (7)Typical values are for $T_A = 25^{\circ}$ C, $V_{CCINT} = 2.5$ V, and $V_{CCIO} = 2.5$ or 3.3 V.
- These values are specified in the APEX 20K device recommended operating conditions, shown in Table 26 on (8)page 62.
- (9) The APEX 20K input buffers are compatible with 2.5-V and 3.3-V (LVTTL and LVCMOS) signals. Additionally, the input buffers are 3.3-V PCI compliant when V_{CCIO} and V_{CCINT} meet the relationship shown in Figure 33 on page 68.
- (10) The I_{OH} parameter refers to high-level TTL, PCI or CMOS output current.
- (11) The I_{OL} parameter refers to low-level TTL, PCI, or CMOS output current. This parameter applies to open-drain pins as well as output pins.
- (12) This value is specified for normal device operation. The value may vary during power-up.
- (13) Pin pull-up resistance values will be lower if an external source drives the pin higher than V_{CCIO} .
- (14) Capacitance is sample-tested only.

Tables 27 through 30 provide information on absolute maximum ratings, recommended operating conditions, DC operating conditions, and capacitance for 1.8-V APEX 20KE devices.

| Table 2 | Table 27. APEX 20KE Device Absolute Maximum Ratings Note (1) | | | | |
|--------------------|--|--|------|-----|------|
| Symbol | Parameter | Conditions | Min | Max | Unit |
| V _{CCINT} | Supply voltage | With respect to ground (2) | -0.5 | 2.5 | V |
| V _{CCIO} | | | -0.5 | 4.6 | V |
| VI | DC input voltage | | -0.5 | 4.6 | V |
| I _{OUT} | DC output current, per pin | | -25 | 25 | mA |
| T _{STG} | Storage temperature | No bias | -65 | 150 | °C |
| T _{AMB} | Ambient temperature | Under bias | -65 | 135 | °C |
| Τ _J | Junction temperature | PQFP, RQFP, TQFP, and BGA packages, under bias | | 135 | °C |
| | | Ceramic PGA packages, under bias | | 150 | °C |

| Table 28. APEX 20KE Device Recommended Operating Conditions | | | | | |
|---|--|--------------------|------------------|-------------------|------|
| Symbol | Parameter | Conditions | Min | Max | Unit |
| V _{CCINT} | Supply voltage for internal logic and input buffers | (3), (4) | 1.71 (1.71) | 1.89 (1.89) | V |
| V _{CCIO} | Supply voltage for output buffers, 3.3-V operation | (3), (4) | 3.00 (3.00) | 3.60 (3.60) | V |
| | Supply voltage for output buffers, 2.5-V operation | (3), (4) | 2.375 (2.375) | 2.625 (2.625) | V |
| | Supply voltage for output buffers, 1.8-V operation | (3), (4) | 1.71 (1.71) | 1.89 (1.89) | V |
| VI | Input voltage | (5), (6) | -0.5 | 4.0 | V |
| Vo | Output voltage | | 0 | V _{CCIO} | V |
| TJ | Junction temperature | For commercial use | 0 | 85 | °C |
| | | For industrial use | -40 | 100 | °C |
| t _R | Input rise time | | | 40 | ns |
| t _F | Input fall time | | | 40 | ns |

P

For DC Operating Specifications on APEX 20KE I/O standards, please refer to *Application Note 117 (Using Selectable I/O Standards in Altera Devices).*

| Table 30. APEX 20KE Device Capacitance Note (15) | | | | | |
|--|---|-------------------------------------|-----|-----|------|
| Symbol | Parameter | Conditions | Min | Max | Unit |
| C _{IN} | Input capacitance | V _{IN} = 0 V, f = 1.0 MHz | | 8 | pF |
| CINCLK | Input capacitance on dedicated clock pin | V _{IN} = 0 V, f = 1.0 MHz | | 12 | pF |
| C _{OUT} | Output capacitance | V _{OUT} = 0 V, f = 1.0 MHz | | 8 | pF |

Notes to Tables 27 through 30:

- (1) See the Operating Requirements for Altera Devices Data Sheet.
- (2) Minimum DC input is -0.5 V. During transitions, the inputs may undershoot to -2.0 V or overshoot to 5.75 V for input currents less than 100 mA and periods shorter than 20 ns.
- (3) Numbers in parentheses are for industrial-temperature-range devices.
- (4) Maximum V_{CC} rise time is 100 ms, and V_{CC} must rise monotonically.
- (5) Minimum DC input is -0.5 V. During transitions, the inputs may undershoot to -2.0 V or overshoot to the voltage shown in the following table based on input duty cycle for input currents less than 100 mA. The overshoot is dependent upon duty cycle of the signal. The DC case is equivalent to 100% duty cycle.

| Vin | Max. Duty Cycle |
|------|-----------------|
| 4.0V | 100% (DC) |
| 4.1 | 90% |

- 4.2 50%
- 4.3 30%
- 4.4 17%
- 4.5 10%
- (6) All pins, including dedicated inputs, clock, I/O, and JTAG pins, may be driven before V_{CCINT} and V_{CCIO} are powered.
- (7) Typical values are for $T_A = 25^\circ$ C, $V_{CCINT} = 1.8$ V, and $V_{CCIO} = 1.8$ V, 2.5 V or 3.3 V.
- (8) These values are specified under the APEX 20KE device recommended operating conditions, shown in Table 24 on page 60.
- (9) Refer to Application Note 117 (Using Selectable I/O Standards in Altera Devices) for the V_{IH}, V_{IL}, V_{OH}, V_{OL}, and I_I parameters when VCCIO = 1.8 V.
- (10) The APEX 20KE input buffers are compatible with 1.8-V, 2.5-V and 3.3-V (LVTTL and LVCMOS) signals. Additionally, the input buffers are 3.3-V PCI compliant. Input buffers also meet specifications for GTL+, CTT, AGP, SSTL-2, SSTL-3, and HSTL.
- (11) The I_{OH} parameter refers to high-level TTL, PCI, or CMOS output current.
- (12) The I_{OL} parameter refers to low-level TTL, PCI, or CMOS output current. This parameter applies to open-drain pins as well as output pins.
- (13) This value is specified for normal device operation. The value may vary during power-up.
- (14) Pin pull-up resistance values will be lower if an external source drives the pin higher than V_{CCIO}.
- (15) Capacitance is sample-tested only.

Figure 33 shows the relationship between $\rm V_{CCIO}$ and $\rm V_{CCINT}$ for 3.3-V PCI compliance on APEX 20K devices.

Note to Tables 32 and 33:

(1) These timing parameters are sample-tested only.

Tables 34 through 37 show APEX 20KE LE, ESB, routing, and functional timing microparameters for the f_{MAX} timing model.

| Table 34. APE | Table 34. APEX 20KE LE Timing Microparameters | | |
|------------------|---|--|--|
| Symbol | Parameter | | |
| t _{SU} | LE register setup time before clock | | |
| t _H | LE register hold time after clock | | |
| t _{CO} | LE register clock-to-output delay | | |
| t _{LUT} | LUT delay for data-in to data-out | | |

| Table 35. APEX 20KE ESB Timing Microparameters | | | |
|--|--|--|--|
| Symbol | Parameter | | |
| t _{ESBARC} | ESB Asynchronous read cycle time | | |
| t _{ESBSRC} | ESB Synchronous read cycle time | | |
| t _{ESBAWC} | ESB Asynchronous write cycle time | | |
| t _{ESBSWC} | ESB Synchronous write cycle time | | |
| t _{ESBWASU} | ESB write address setup time with respect to WE | | |
| t _{ESBWAH} | ESB write address hold time with respect to WE | | |
| t _{ESBWDSU} | ESB data setup time with respect to WE | | |
| t _{ESBWDH} | ESB data hold time with respect to WE | | |
| t _{ESBRASU} | ESB read address setup time with respect to RE | | |
| t _{ESBRAH} | ESB read address hold time with respect to RE | | |
| t _{ESBWESU} | ESB WE setup time before clock when using input register | | |
| t _{ESBWEH} | ESB WE hold time after clock when using input register | | |
| t _{ESBDATASU} | ESB data setup time before clock when using input register | | |
| t _{ESBDATAH} | ESB data hold time after clock when using input register | | |
| t _{ESBWADDRSU} | ESB write address setup time before clock when using input | | |
| | registers | | |
| t _{ESBRADDRSU} | ESB read address setup time before clock when using input | | |
| | registers | | |
| t _{ESBDATACO1} | ESB clock-to-output delay when using output registers | | |
| t _{ESBDATACO2} | ESB clock-to-output delay without output registers | | |
| t _{ESBDD} | ESB data-in to data-out delay for RAM mode | | |
| t _{PD} | ESB Macrocell input to non-registered output | | |
| t PTERMSU | ESB Macrocell register setup time before clock | | |
| t _{PTEBMCO} | ESB Macrocell register clock-to-output delay | | |

| Table 36. APEX 20KE Routing Timing Microparameters Note (1) | | |
|---|--|--|
| Symbol | Parameter | |
| t _{F1-4} | Fanout delay using Local Interconnect | |
| t _{F5-20} | F5-20 Fanout delay estimate using MegaLab Interconnect | |
| t _{F20+} | Fanout delay estimate using FastTrack Interconnect | |

Note to Table 36:

 These parameters are worst-case values for typical applications. Post-compilation timing simulation and timing analysis are required to determine actual worst-case performance.

| Table 37. APE. | Table 37. APEX ZUKE Functional Tinning Microparameters | | | | | | |
|----------------|--|--|--|--|--|--|--|
| Symbol | Parameter | | | | | | |
| ТСН | Minimum clock high time from clock pin | | | | | | |
| TCL | Minimum clock low time from clock pin | | | | | | |
| TCLRP | LE clear Pulse Width | | | | | | |
| TPREP | LE preset pulse width | | | | | | |
| TESBCH | Clock high time for ESB | | | | | | |
| TESBCL | Clock low time for ESB | | | | | | |
| TESBWP | Write pulse width | | | | | | |
| TESBRP | Read pulse width | | | | | | |

Table 37. APEX 20KE Functional Timing Microparameters

Tables 38 and 39 describe the APEX 20KE external timing parameters.

| Table 38. APEX 20KE External Timing Parameters Note (1) | | | | | | | | |
|---|--|------------|--|--|--|--|--|--|
| Symbol | Clock Parameter Condition | | | | | | | |
| t _{INSU} | Setup time with global clock at IOE input register | | | | | | | |
| t _{INH} | Hold time with global clock at IOE input register | | | | | | | |
| t _{оитсо} | Clock-to-output delay with global clock at IOE output register | C1 = 10 pF | | | | | | |
| t _{INSUPLL} | Setup time with PLL clock at IOE input register | | | | | | | |
| t _{INHPLL} | Hold time with PLL clock at IOE input register | | | | | | | |
| t _{OUTCOPLL} | Clock-to-output delay with PLL clock at IOE output register | C1 = 10 pF | | | | | | |

| Table 57. EP20K60E f _{MAX} Routing Delays | | | | | | | | | | |
|--|-----|------|-----|------|-----|------|------|--|--|--|
| Symbol | -1 | | | -2 | -3 | | Unit | | | |
| | Min | Max | Min | Max | Min | Max | | | | |
| t _{F1-4} | | 0.24 | | 0.26 | | 0.30 | ns | | | |
| t _{F5-20} | | 1.45 | | 1.58 | | 1.79 | ns | | | |
| t _{F20+} | | 1.96 | | 2.14 | | 2.45 | ns | | | |

| Table 58. EP20K60E Minimum Pulse Width Timing Parameters | | | | | | | | | | |
|--|------|-----|------|-----|------|-----|------|--|--|--|
| Symbol | - | 1 | - | 2 | -3 | } | Unit | | | |
| | Min | Max | Min | Max | Min | Max | | | | |
| t _{CH} | 2.00 | | 2.50 | | 2.75 | | ns | | | |
| t _{CL} | 2.00 | | 2.50 | | 2.75 | | ns | | | |
| t _{CLRP} | 0.20 | | 0.28 | | 0.41 | | ns | | | |
| t _{PREP} | 0.20 | | 0.28 | | 0.41 | | ns | | | |
| t _{ESBCH} | 2.00 | | 2.50 | | 2.75 | | ns | | | |
| t _{ESBCL} | 2.00 | | 2.50 | | 2.75 | | ns | | | |
| t _{ESBWP} | 1.29 | | 1.80 | | 2.66 | | ns | | | |
| t _{ESBRP} | 1.04 | | 1.45 | | 2.14 | | ns | | | |

| Table 59. EP20K60E External Timing Parameters | | | | | | | | | | |
|---|------|------|------|------|------|------|----|--|--|--|
| Symbol | -1 | | | -2 | -3 | -3 | | | | |
| | Min | Max | Min | Max | Min | Max | | | | |
| t _{INSU} | 2.03 | | 2.12 | | 2.23 | | ns | | | |
| t _{INH} | 0.00 | | 0.00 | | 0.00 | | ns | | | |
| t _{outco} | 2.00 | 4.84 | 2.00 | 5.31 | 2.00 | 5.81 | ns | | | |
| tinsupll | 1.12 | | 1.15 | | - | | ns | | | |
| t _{INHPLL} | 0.00 | | 0.00 | | - | | ns | | | |
| t _{outcopll} | 0.50 | 3.37 | 0.50 | 3.69 | - | - | ns | | | |

| Table 64. EP20K100E Minimum Pulse Width Timing Parameters | | | | | | | | | | |
|---|------|-----|------|-----|------|-----|------|--|--|--|
| Symbol | - | 1 | - | -2 | -: | 3 | Unit | | | |
| | Min | Max | Min | Max | Min | Max | | | | |
| t _{CH} | 2.00 | | 2.00 | | 2.00 | | ns | | | |
| t _{CL} | 2.00 | | 2.00 | | 2.00 | | ns | | | |
| t _{CLRP} | 0.20 | | 0.20 | | 0.20 | | ns | | | |
| t _{PREP} | 0.20 | | 0.20 | | 0.20 | | ns | | | |
| t _{ESBCH} | 2.00 | | 2.00 | | 2.00 | | ns | | | |
| t _{ESBCL} | 2.00 | | 2.00 | | 2.00 | | ns | | | |
| t _{ESBWP} | 1.29 | | 1.53 | | 1.66 | | ns | | | |
| t _{ESBRP} | 1.11 | | 1.29 | | 1.41 | | ns | | | |

| Table 65. EP20K100E External Timing Parameters | | | | | | | | | | |
|--|-----------|------|------|------|------|------|----|--|--|--|
| Symbol | Symbol -1 | | | -2 | -3 | -3 | | | | |
| | Min | Max | Min | Max | Min | Max | | | | |
| t _{INSU} | 2.23 | | 2.32 | | 2.43 | | ns | | | |
| t _{INH} | 0.00 | | 0.00 | | 0.00 | | ns | | | |
| t _{outco} | 2.00 | 4.86 | 2.00 | 5.35 | 2.00 | 5.84 | ns | | | |
| t _{INSUPLL} | 1.58 | | 1.66 | | - | | ns | | | |
| t _{INHPLL} | 0.00 | | 0.00 | | - | | ns | | | |
| t _{outcopll} | 0.50 | 2.96 | 0.50 | 3.29 | - | - | ns | | | |

| Table 66. EP20K100E External Bidirectional Timing Parameters | | | | | | | | | | |
|--|------|------|------|------|------|------|----|--|--|--|
| Symbol | - | 1 | - | 2 | - | Unit | | | | |
| | Min | Max | Min | Max | Min | Max | | | | |
| t _{insubidir} | 2.74 | | 2.96 | | 3.19 | | ns | | | |
| t _{inhbidir} | 0.00 | | 0.00 | | 0.00 | | ns | | | |
| t _{outcobidir} | 2.00 | 4.86 | 2.00 | 5.35 | 2.00 | 5.84 | ns | | | |
| t _{XZBIDIR} | | 5.00 | | 5.48 | | 5.89 | ns | | | |
| t _{ZXBIDIR} | | 5.00 | | 5.48 | | 5.89 | ns | | | |
| t _{insubidirpll} | 4.64 | | 5.03 | | - | | ns | | | |
| t _{inhbidirpll} | 0.00 | | 0.00 | | - | | ns | | | |
| t _{outcobidirpll} | 0.50 | 2.96 | 0.50 | 3.29 | - | - | ns | | | |
| t _{xzbidirpll} | | 3.10 | | 3.42 | | - | ns | | | |
| t _{ZXBIDIRPLL} | | 3.10 | | 3.42 | | - | ns | | | |

Tables 85 through 90 describe f_{MAX} LE Timing Microparameters, f_{MAX} ESB Timing Microparameters, f_{MAX} Routing Delays, Minimum Pulse Width Timing Parameters, External Timing Parameters, and External Bidirectional Timing Parameters for EP20K400E APEX 20KE devices.

| Table 85. EP20K400E f _{MAX} LE Timing Microparameters | | | | | | | | | | |
|--|---------|----------------|------|----------------|------|----------------|----|--|--|--|
| Symbol | -1 Spec | -1 Speed Grade | | -2 Speed Grade | | -3 Speed Grade | | | | |
| | Min | Max | Min | Max | Min | Max | | | | |
| t _{SU} | 0.23 | | 0.23 | | 0.23 | | ns | | | |
| t _H | 0.23 | | 0.23 | | 0.23 | | ns | | | |
| t _{CO} | | 0.25 | | 0.29 | | 0.32 | ns | | | |
| t _{LUT} | | 0.70 | | 0.83 | | 1.01 | ns | | | |

| Table 92. EP20k | Table 92. EP20K600E f _{MAX} ESB Timing Microparameters | | | | | | | | | | |
|-------------------------|---|----------------|------|----------|---------|----------------|----|--|--|--|--|
| Symbol | -1 Spee | -1 Speed Grade | | ed Grade | -3 Spee | -3 Speed Grade | | | | | |
| | Min | Max | Min | Max | Min | Max | | | | | |
| t _{ESBARC} | | 1.67 | | 2.39 | | 3.11 | ns | | | | |
| t _{ESBSRC} | | 2.27 | | 3.07 | | 3.86 | ns | | | | |
| t _{ESBAWC} | | 3.19 | | 4.56 | | 5.93 | ns | | | | |
| t _{ESBSWC} | | 3.51 | | 4.62 | | 5.72 | ns | | | | |
| t _{ESBWASU} | 1.46 | | 2.08 | | 2.70 | | ns | | | | |
| t _{ESBWAH} | 0.00 | | 0.00 | | 0.00 | | ns | | | | |
| t _{ESBWDSU} | 1.60 | | 2.29 | | 2.97 | | ns | | | | |
| t _{ESBWDH} | 0.00 | | 0.00 | | 0.00 | | ns | | | | |
| t _{ESBRASU} | 1.61 | | 2.30 | | 2.99 | | ns | | | | |
| t _{ESBRAH} | 0.00 | | 0.00 | | 0.00 | | ns | | | | |
| t _{ESBWESU} | 1.49 | | 2.30 | | 3.11 | | ns | | | | |
| t _{ESBWEH} | 0.00 | | 0.00 | | 0.00 | | ns | | | | |
| t _{ESBDATASU} | -0.01 | | 0.35 | | 0.71 | | ns | | | | |
| t _{ESBDATAH} | 0.13 | | 0.13 | | 0.13 | | ns | | | | |
| t _{ESBWADDRSU} | 0.19 | | 0.62 | | 1.06 | | ns | | | | |
| t _{ESBRADDRSU} | 0.25 | | 0.71 | | 1.17 | | ns | | | | |
| t _{ESBDATACO1} | | 1.01 | | 1.19 | | 1.37 | ns | | | | |
| t _{ESBDATACO2} | | 2.18 | | 3.12 | | 4.05 | ns | | | | |
| t _{ESBDD} | | 3.19 | | 4.56 | | 5.93 | ns | | | | |
| t _{PD} | | 1.57 | | 2.25 | | 2.92 | ns | | | | |
| t _{PTERMSU} | 0.85 | | 1.43 | | 2.01 | | ns | | | | |
| t _{PTERMCO} | | 1.03 | | 1.21 | | 1.39 | ns | | | | |

| Table 93. EP20K600E f _{MAX} Routing Delays | | | | | | | | | | |
|---|--------|----------------|-----|----------|----------------|------|------|--|--|--|
| Symbol | -1 Spe | -1 Speed Grade | | ed Grade | -3 Speed Grade | | Unit | | | |
| | Min | Max | Min | Max | Min | Max | | | | |
| t _{F1-4} | | 0.22 | | 0.25 | | 0.26 | ns | | | |
| t _{F5-20} | | 1.26 | | 1.39 | | 1.52 | ns | | | |
| t _{F20+} | | 3.51 | | 3.88 | | 4.26 | ns | | | |

Tables 97 through 102 describe f_{MAX} LE Timing Microparameters, f_{MAX} ESB Timing Microparameters, f_{MAX} Routing Delays, Minimum Pulse Width Timing Parameters, External Timing Parameters, and External Bidirectional Timing Parameters for EP20K1000E APEX 20KE devices.

| Table 97. EP20K1000E f _{MAX} LE Timing Microparameters | | | | | | | | | | |
|---|----------------------|------|--------|----------------|------|----------------|----|--|--|--|
| Symbol | ymbol -1 Speed Grade | | -2 Spe | -2 Speed Grade | | -3 Speed Grade | | | | |
| | Min | Max | Min | Max | Min | Max | | | | |
| t _{SU} | 0.25 | | 0.25 | | 0.25 | | ns | | | |
| t _H | 0.25 | | 0.25 | | 0.25 | | ns | | | |
| t _{CO} | | 0.28 | | 0.32 | | 0.33 | ns | | | |
| t _{LUT} | | 0.80 | | 0.95 | | 1.13 | ns | | | |

| Table 106. EP20K1500E Minimum Pulse Width Timing Parameters | | | | | | | | | | | | |
|---|----------------|-----|----------------|-----|----------------|-----|------|--|--|--|--|--|
| Symbol | -1 Speed Grade | | -2 Speed Grade | | -3 Speed Grade | | Unit | | | | | |
| | Min | Max | Min | Max | Min | Max | | | | | | |
| t _{CH} | 1.25 | | 1.43 | | 1.67 | | ns | | | | | |
| t _{CL} | 1.25 | | 1.43 | | 1.67 | | ns | | | | | |
| t _{CLRP} | 0.20 | | 0.20 | | 0.20 | | ns | | | | | |
| t _{PREP} | 0.20 | | 0.20 | | 0.20 | | ns | | | | | |
| t _{ESBCH} | 1.25 | | 1.43 | | 1.67 | | ns | | | | | |
| t _{ESBCL} | 1.25 | | 1.43 | | 1.67 | | ns | | | | | |
| t _{ESBWP} | 1.28 | | 1.51 | | 1.65 | | ns | | | | | |
| t _{ESBRP} | 1.11 | | 1.29 | | 1.41 | | ns | | | | | |

| Table 107. EP20K1500E External Timing Parameters | | | | | | | | | | | |
|--|----------------|------|----------------|------|----------------|------|------|--|--|--|--|
| Symbol | -1 Speed Grade | | -2 Speed Grade | | -3 Speed Grade | | Unit | | | | |
| | Min | Max | Min | Max | Min | Max | | | | | |
| t _{INSU} | 3.09 | | 3.30 | | 3.58 | | ns | | | | |
| t _{INH} | 0.00 | | 0.00 | | 0.00 | | ns | | | | |
| tоитсо | 2.00 | 6.18 | 2.00 | 6.81 | 2.00 | 7.36 | ns | | | | |
| tINSUPLL | 1.94 | | 2.08 | | - | | ns | | | | |
| t _{INHPLL} | 0.00 | | 0.00 | | - | | ns | | | | |
| t outcopll | 0.50 | 2.67 | 0.50 | 2.99 | - | - | ns | | | | |



101 Innovation Drive San Jose, CA 95134 (408) 544-7000 http://www.altera.com Applications Hotline: (800) 800-EPLD Customer Marketing: (408) 544-7104 Literature Services: lit_req@altera.com Copyright © 2004 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and service marks of Altera Corporation in the U.S. and other countries. All other product or service names are the property of their respective holders. Altera products are protected under numerous U.S. and foreign patents and pending applications, mask work rights, and copyrights. Altera warrants performance of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes

to any products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Altera Corporation. Altera customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.



Altera Corporation