E·XFL

Intel - EP20K30ETC144-2N Datasheet



Welcome to E-XFL.COM

Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

Product Status	Obsolete
Number of LABs/CLBs	120
Number of Logic Elements/Cells	1200
Total RAM Bits	24576
Number of I/O	92
Number of Gates	113000
Voltage - Supply	1.71V ~ 1.89V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	144-LQFP
Supplier Device Package	144-TQFP (20x20)
Purchase URL	https://www.e-xfl.com/product-detail/intel/ep20k30etc144-2n

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

The counter mode uses two three-input LUTs: one generates the counter data, and the other generates the fast carry bit. A 2-to-1 multiplexer provides synchronous loading, and another AND gate provides synchronous clearing. If the cascade function is used by an LE in counter mode, the synchronous clear or load overrides any signal carried on the cascade chain. The synchronous clear overrides the synchronous load. LEs in arithmetic mode can drive out registered and unregistered versions of the LUT output.

Clear & Preset Logic Control

Logic for the register's clear and preset signals is controlled by LAB-wide signals. The LE directly supports an asynchronous clear function. The Quartus II software Compiler can use a NOT-gate push-back technique to emulate an asynchronous preset. Moreover, the Quartus II software Compiler can use a programmable NOT-gate push-back technique to emulate simultaneous preset and clear or asynchronous load. However, this technique uses three additional LEs per register. All emulation is performed automatically when the design is compiled. Registers that emulate simultaneous preset and load will enter an unknown state upon power-up or when the chip-wide reset is asserted.

In addition to the two clear and preset modes, APEX 20K devices provide a chip-wide reset pin (DEV_CLRn) that resets all registers in the device. Use of this pin is controlled through an option in the Quartus II software that is set before compilation. The chip-wide reset overrides all other control signals. Registers using an asynchronous preset are preset when the chip-wide reset is asserted; this effect results from the inversion technique used to implement the asynchronous preset.

FastTrack Interconnect

In the APEX 20K architecture, connections between LEs, ESBs, and I/O pins are provided by the FastTrack Interconnect. The FastTrack Interconnect is a series of continuous horizontal and vertical routing channels that traverse the device. This global routing structure provides predictable performance, even in complex designs. In contrast, the segmented routing in FPGAs requires switch matrices to connect a variable number of routing paths, increasing the delays between logic resources and reducing performance.

The FastTrack Interconnect consists of row and column interconnect channels that span the entire device. The row interconnect routes signals throughout a row of MegaLAB structures; the column interconnect routes signals throughout a column of MegaLAB structures. When using the row and column interconnect, an LE, IOE, or ESB can drive any other LE, IOE, or ESB in a device. See Figure 9.



Figure 10. FastTrack Connection to Local Interconnect



Figure 12. APEX 20KE FastRow Interconnect

Table 9 summarizes how various elements of the APEX 20K architecture drive each other.

Input/Output Clock Mode

The input/output clock mode contains two clocks. One clock controls all registers for inputs into the ESB: data input, WE, RE, read address, and write address. The other clock controls the ESB data output registers. The ESB also supports clock enable and asynchronous clear signals; these signals also control the reading and writing of registers independently. Input/output clock mode is commonly used for applications where the reads and writes occur at the same system frequency, but require different clock enable signals for the input and output registers. Figure 21 shows the ESB in input/output clock mode.



Figure 21. ESB in Input/Output Clock Mode

Notes to Figure 21:

All registers can be cleared asynchronously by ESB local interconnect signals, global signals, or the chip-wide reset. (1)APEX 20KE devices have four dedicated clocks. (2)

Single-Port Mode

The APEX 20K ESB also supports a single-port mode, which is used when simultaneous reads and writes are not required. See Figure 22.



For more information on APEX 20KE devices and CAM, see *Application* Note 119 (Implementing High-Speed Search Applications with APEX CAM).

Driving Signals to the ESB

ESBs provide flexible options for driving control signals. Different clocks can be used for the ESB inputs and outputs. Registers can be inserted independently on the data input, data output, read address, write address, WE, and RE signals. The global signals and the local interconnect can drive the WE and RE signals. The global signals, dedicated clock pins, and local interconnect can drive the ESB clock signals. Because the LEs drive the local interconnect, the LEs can control the WE and RE signals and the ESB clock, clock enable, and asynchronous clear signals. Figure 24 shows the ESB control signal generation logic.





(1) APEX 20KE devices have four dedicated clocks.

An ESB is fed by the local interconnect, which is driven by adjacent LEs (for high-speed connection to the ESB) or the MegaLAB interconnect. The ESB can drive the local, MegaLAB, or FastTrack Interconnect routing structure to drive LEs and IOEs in the same MegaLAB structure or anywhere in the device.

Figure 26. APEX 20KE Bidirectional I/O Registers N





Notes to Figure 26:

- (1) This programmable delay has four settings: off and three levels of delay.
- (2) The output enable and input registers are LE registers in the LAB adjacent to the bidirectional pin.

Under hot socketing conditions, APEX 20KE devices will not sustain any damage, but the I/O pins will drive out.

MultiVolt I/O Interface

The APEX device architecture supports the MultiVolt I/O interface feature, which allows APEX devices in all packages to interface with systems of different supply voltages. The devices have one set of VCC pins for internal operation and input buffers (VCCINT), and another set for I/O output drivers (VCCIO).

The APEX 20K VCCINT pins must always be connected to a 2.5 V power supply. With a 2.5-V V_{CCINT} level, input pins are 2.5-V, 3.3-V, and 5.0-V tolerant. The VCCIO pins can be connected to either a 2.5-V or 3.3-V power supply, depending on the output requirements. When VCCIO pins are connected to a 2.5-V power supply, the output levels are compatible with 2.5-V systems. When the VCCIO pins are connected to a 3.3-V power supply, the output high is 3.3 V and is compatible with 3.3-V or 5.0-V systems.

Table 12. 5.0-V Tolerant APEX 20K MultiVolt I/O Support									
V _{CCIO} (V)	In	put Signals	put Signals (V)						
	2.5	3.3	5.0	2.5	3.3	5.0			
2.5	\checkmark	√ (1)	✓(1)	~					
3.3	\checkmark	 Image: A set of the set of the	√ (1)	√ (2)	>	 Image: A set of the set of the			

Table 12 summarizes 5.0-V tolerant APEX 20K MultiVolt I/O support.

Notes to Table 12:

- The PCI clamping diode must be disabled to drive an input with voltages higher than V_{CCIO}.
- (2) When $V_{CCIO} = 3.3 \text{ V}$, an APEX 20K device can drive a 2.5-V device with 3.3-V tolerant inputs.

Open-drain output pins on 5.0-V tolerant APEX 20K devices (with a pullup resistor to the 5.0-V supply) can drive 5.0-V CMOS input pins that require a V_{IH} of 3.5 V. When the pin is inactive, the trace will be pulled up to 5.0 V by the resistor. The open-drain pin will only drive low or tri-state; it will never drive high. The rise time is dependent on the value of the pullup resistor and load impedance. The I_{OL} current specification should be considered when selecting a pull-up resistor. APEX 20KE devices also support the MultiVolt I/O interface feature. The APEX 20KE VCCINT pins must always be connected to a 1.8-V power supply. With a 1.8-V V_{CCINT} level, input pins are 1.8-V, 2.5-V, and 3.3-V tolerant. The VCCIO pins can be connected to either a 1.8-V, 2.5-V, or 3.3-V power supply, depending on the I/O standard requirements. When the VCCIO pins are connected to a 1.8-V power supply, the output levels are compatible with 1.8-V systems. When VCCIO pins are connected to a 2.5-V power supply, the output levels are compatible with 2.5-V systems. When VCCIO pins are connected to a 3.3-V power supply, the output levels are sometime with 2.5-V systems. When VCCIO pins are connected to a 3.3-V power supply, the output high is 3.3 V and compatible with 3.3-V or 5.0-V systems. An APEX 20KE device is 5.0-V tolerant with the addition of a resistor.

Table 13 summarizes APEX 20KE MultiVolt I/O support.

Table 13. APEX 20KE MultiVolt I/O Support Note (1)									
V _{CCIO} (V)		Input Siç	jnals (V)		Output Signals (V)				
	1.8	2.5	3.3	5.0	1.8	2.5	3.3	5.0	
1.8	\checkmark	\checkmark	\checkmark		\checkmark				
2.5	\checkmark	\checkmark	>			\checkmark			
3.3	\checkmark	\checkmark	\checkmark	(2)			✓(3)		

Notes to Table 13:

 The PCI clamping diode must be disabled to drive an input with voltages higher than V_{CCIO}, except for the 5.0-V input case.

(2) An APEX 20KE device can be made 5.0-V tolerant with the addition of an external resistor. You also need a PCI clamp and series resistor.

(3) When V_{CCIO} = 3.3 V, an APEX 20KE device can drive a 2.5-V device with 3.3-V tolerant inputs.

ClockLock & ClockBoost Features

APEX 20K devices support the ClockLock and ClockBoost clock management features, which are implemented with PLLs. The ClockLock circuitry uses a synchronizing PLL that reduces the clock delay and skew within a device. This reduction minimizes clock-to-output and setup times while maintaining zero hold times. The ClockBoost circuitry, which provides a clock multiplier, allows the designer to enhance device area efficiency by sharing resources within the device. The ClockBoost circuitry allows the designer to distribute a low-speed clock and multiply that clock on-device. APEX 20K devices include a high-speed clock tree; unlike ASICs, the user does not have to design and optimize the clock tree. The ClockLock and ClockBoost features work in conjunction with the APEX 20K device's high-speed clock to provide significant improvements in system performance and band-width. Devices with an X-suffix on the ordering code include the ClockLock circuit.

The ClockLock and ClockBoost features in APEX 20K devices are enabled through the Quartus II software. External devices are not required to use these features.



Figure 30. Specifications for the Incoming & Generated Clocks Note (1)

Note to Figure 30:

(1) The tI parameter refers to the nominal input clock period; the tO parameter refers to the nominal output clock period.

Table 15 summarizes the APEX 20K ClockLock and ClockBoost parameters for -1 speed-grade devices.

Table 15. APEX 20K ClockLock & ClockBoost Parameters for -1 Speed-Grade Devices (Part 1 of 2)									
Symbol	Parameter	Min	Max	Unit					
f _{OUT}	Output frequency	25	180	MHz					
f _{CLK1} <i>(1)</i>	Input clock frequency (ClockBoost clock multiplication factor equals 1)	25	180 (1)	MHz					
f _{CLK2}	Input clock frequency (ClockBoost clock multiplication factor equals 2)	16	90	MHz					
f _{CLK4}	Input clock frequency (ClockBoost clock multiplication factor equals 4)	10	48	MHz					
t _{outduty}	Duty cycle for ClockLock/ClockBoost-generated clock	40	60	%					
f _{CLKDEV}	Input deviation from user specification in the Quartus II software (ClockBoost clock multiplication factor equals 1) (2)		25,000 (3)	PPM					
t _R	Input rise time		5	ns					
t _F	Input fall time		5	ns					
t _{LOCK}	Time required for ClockLock/ClockBoost to acquire lock (4)		10	μs					

٦

Table 15. APEX 20K ClockLock & ClockBoost Parameters for -1 Speed-Grade Devices (Part 2 of 2)									
Symbol	Parameter	Min	Max	Unit					
t _{SKEW}	Skew delay between related ClockLock/ClockBoost-generated clocks		500	ps					
t _{JITTER}	Jitter on ClockLock/ClockBoost-generated clock (5)		200	ps					
t _{INCLKSTB}	Input clock stability (measured between adjacent clocks)		50	ps					

Notes to Table 15:

- (1) The PLL input frequency range for the EP20K100-1X device for 1x multiplication is 25 MHz to 175 MHz.
- (2) All input clock specifications must be met. The PLL may not lock onto an incoming clock if the clock specifications are not met, creating an erroneous clock within the device.
- (3) During device configuration, the ClockLock and ClockBoost circuitry is configured first. If the incoming clock is supplied during configuration, the ClockLock and ClockBoost circuitry locks during configuration, because the lock time is less than the configuration time.
- (4) The jitter specification is measured under long-term observation.
- (5) If the input clock stability is 100 ps, t_{JITTER} is 250 ps.

Table 16 summarizes the APEX 20K ClockLock and ClockBoost parameters for -2 speed grade devices.

Symbol	Symbol Parameter		Max	Unit	
f _{OUT}	Output frequency	25	170	MHz	
f _{CLK1}	Input clock frequency (ClockBoost clock multiplication factor equals 1)	25	170	MHz	
f _{CLK2}	Input clock frequency (ClockBoost clock multiplication factor equals 2)	16	80	MHz	
f _{CLK4}	Input clock frequency (ClockBoost clock multiplication factor equals 4)	10	34	MHz	
t _{OUTDUTY}	Duty cycle for ClockLock/ClockBoost-generated clock	40	60	%	
f _{CLKDEV}	Input deviation from user specification in the Quartus II software (ClockBoost clock multiplication factor equals one) (1)		25,000 (2)	PPM	
t _R	Input rise time		5	ns	
t _F	Input fall time		5	ns	
t _{LOCK}	Time required for ClockLock/ ClockBoost to acquire lock (3)		10	μs	
t _{SKEW}	Skew delay between related ClockLock/ ClockBoost- generated clock	500	500	ps	
t _{JITTER}	Jitter on ClockLock/ ClockBoost-generated clock (4)		200	ps	
t _{INCLKSTB}	Input clock stability (measured between adjacent clocks)		50	ps	

Table 16. APEX 20K ClockLock & ClockBoost Parameters for -2 Speed Grade Devices



Figure 32. APEX 20K AC Test Conditions Note (1)

Note to Figure 32:

Power supply transients can affect AC measurements. Simultaneous transitions of (1) multiple outputs should be avoided for accurate measurement. Threshold tests must not be performed under AC conditions. Large-amplitude, fast-groundcurrent transients normally occur as the device outputs discharge the load capacitances. When these transients flow through the parasitic inductance between the device ground pin and the test system ground, significant reductions in observable noise immunity can result.

Operating **Conditions**

Tables 23 through 26 provide information on absolute maximum ratings, recommended operating conditions, DC operating conditions, and capacitance for 2.5-V APEX 20K devices.

		5165 (1), (2)			
Symbol	Parameter	Conditions	Min	Max	Unit
V _{CCINT}	Supply voltage	With respect to ground (3)	-0.5	3.6	V
V _{CCIO}			-0.5	4.6	V
VI	DC input voltage		-2.0	5.75	V
I _{OUT}	DC output current, per pin		-25	25	mA
T _{STG}	Storage temperature	No bias	-65	150	°C
T _{AMB}	Ambient temperature	Under bias	-65	135	°C
Т _Ј	Junction temperature	PQFP, RQFP, TQFP, and BGA packages, under bias		135	°C
		Ceramic PGA packages, under bias		150	°C

Table 23. APEX 20K 5.0-V Tolerant Device Absolute Maximum Ratings	Notes (1), (2)
---	----------------

All specifications are always representative of worst-case supply voltage and junction temperature conditions. All output-pin-timing specifications are reported for maximum driver strength.

Figure 36 shows the f_{MAX} timing model for APEX 20K devices.



Figure 37 shows the f_{MAX} timing model for APEX 20KE devices. These parameters can be used to estimate f_{MAX} for multiple levels of logic. Quartus II software timing analysis should be used for more accurate timing information.



Figure 40. Synchronous Bidirectional Pin External Timing

Notes to Figure 40:

- (1) The output enable and input registers are LE registers in the LAB adjacent to a bidirectional row pin. The output enable register is set with "Output Enable Routing= Signal-Pin" option in the Quartus II software.
- (2) The LAB adjacent input register is set with "Decrease Input Delay to Internal Cells= Off". This maintains a zero hold time for lab adjacent registers while giving a fast, position independent setup time. A faster setup time with zero hold time is possible by setting "Decrease Input Delay to Internal Cells= ON" and moving the input register farther away from the bidirectional pin. The exact position where zero hold occurs with the minimum setup time, varies with device density and speed grade.

Table 31 describes the f_{MAX} timing parameters shown in Figure 36 on page 68.

Table 31. APEX 20K f _{MAX} Timing Parameters (Part 1 of 2)						
Symbol	Parameter					
t _{SU}	LE register setup time before clock					
t _H	LE register hold time after clock					
t _{CO}	LE register clock-to-output delay					
t _{LUT}	LUT delay for data-in					
t _{ESBRC}	ESB Asynchronous read cycle time					
t _{ESBWC}	ESB Asynchronous write cycle time					
t _{ESBWESU}	ESB WE setup time before clock when using input register					
t _{ESBDATASU}	ESB data setup time before clock when using input register					
t _{ESBDATAH}	ESB data hold time after clock when using input register					
t _{ESBADDRSU}	ESB address setup time before clock when using input registers					
t _{ESBDATACO1}	ESB clock-to-output delay when using output registers					

Table 41. EP20K	Table 41. EP20K200 f _{MAX} Timing Parameters								
Symbol	-1 Spee	d Grade	-2 Spee	-2 Speed Grade		-3 Speed Grade			
	Min	Max	Min	Max	Min	Max			
t _{SU}	0.5		0.6		0.8		ns		
t _H	0.7		0.8		1.0		ns		
t _{CO}		0.3		0.4		0.5	ns		
t _{LUT}		0.8		1.0		1.3	ns		
t _{ESBRC}		1.7		2.1		2.4	ns		
t _{ESBWC}		5.7		6.9		8.1	ns		
t _{ESBWESU}	3.3		3.9		4.6		ns		
t _{ESBDATASU}	2.2		2.7		3.1		ns		
t _{ESBDATAH}	0.6		0.8		0.9		ns		
t _{ESBADDRSU}	2.4		2.9		3.3		ns		
t _{ESBDATACO1}		1.3		1.6		1.8	ns		
t _{ESBDATACO2}		2.6		3.1		3.6	ns		
t _{ESBDD}		2.5		3.3		3.6	ns		
t _{PD}		2.5		3.0		3.6	ns		
t _{PTERMSU}	2.3		2.7		3.2		ns		
t _{PTERMCO}		1.5		1.8		2.1	ns		
t _{F1-4}		0.5		0.6		0.7	ns		
t _{F5-20}		1.6		1.7		1.8	ns		
t _{F20+}		2.2		2.2		2.3	ns		
t _{CH}	2.0		2.5		3.0		ns		
t _{CL}	2.0		2.5		3.0		ns		
t _{CLRP}	0.3		0.4		0.4		ns		
t _{PREP}	0.4		0.5		0.5		ns		
t _{ESBCH}	2.0		2.5		3.0		ns		
t _{ESBCL}	2.0		2.5		3.0		ns		
t _{ESBWP}	1.6		1.9		2.2		ns		
t _{ESBRP}	1.0		1.3		1.4		ns		

Table 46. EP20K200 External Bidirectional Timing Parameters									
Symbol	-1 Spee	d Grade	-2 Spe	-2 Speed Grade		ed Grade	Unit		
	Min	Max	Min	Max	Min	Max			
t _{INSUBIDIR} (1)	1.9		2.3		2.6		ns		
t _{INHBIDIR} (1)	0.0		0.0		0.0		ns		
t _{OUTCOBIDIR} (1)	2.0	4.6	2.0	5.6	2.0	6.8	ns		
t _{XZBIDIR} (1)		5.0		5.9		6.9	ns		
t _{ZXBIDIR} (1)		5.0		5.9		6.9	ns		
t _{INSUBIDIR} (2)	1.1		1.2		-		ns		
t _{INHBIDIR} (2)	0.0		0.0		-		ns		
t _{OUTCOBIDIR} (2)	0.5	2.7	0.5	3.1	-	-	ns		
t _{XZBIDIR} (2)		4.3		5.0		-	ns		
t _{ZXBIDIR} (2)		4.3		5.0		-	ns		

Table 47. EP20K400 External Timing Parameters

Symbol	-1 Speed Grade		-2 Speed Grade		-3 Speed	Unit		
	Min	Max	Min	Max	Min	Max		
t _{INSU} (1)	1.4		1.8		2.0		ns	
t _{INH} (1)	0.0		0.0		0.0		ns	
t _{OUTCO} (1)	2.0	4.9	2.0	6.1	2.0	7.0	ns	
t _{INSU} (2)	0.4		1.0		-		ns	
t _{INH} (2)	0.0		0.0		-		ns	
t _{OUTCO} (2)	0.5	3.1	0.5	4.1	-	-	ns	

Table 48. EP20K400 External Bidirectional Timing Parameters

Symbol	-1 Speed Grade		-2 Spee	-2 Speed Grade		ed Grade	Unit
	Min	Max	Min	Max	Min	Max	
t _{INSUBIDIR} (1)	1.4		1.8		2.0		ns
t _{INHBIDIR} (1)	0.0		0.0		0.0		ns
t _{OUTCOBIDIR} (1)	2.0	4.9	2.0	6.1	2.0	7.0	ns
t _{XZBIDIR} (1)		7.3		8.9		10.3	ns
t _{ZXBIDIR} (1)		7.3		8.9		10.3	ns
t _{INSUBIDIR} (2)	0.5		1.0		-		ns
t _{INHBIDIR} (2)	0.0		0.0		-		ns
t _{OUTCOBIDIR} (2)	0.5	3.1	0.5	4.1	-	-	ns
t _{XZBIDIR} (2)		6.2		7.6		-	ns
t _{ZXBIDIR} (2)		6.2		7.6		_	ns

Table 80. EP20K300E f _{MAX} ESB Timing Microparameters										
Symbol	-	1		-2		-3				
	Min	Max	Min	Max	Min	Max				
t _{ESBARC}		1.79		2.44		3.25	ns			
t _{ESBSRC}		2.40		3.12		4.01	ns			
t _{ESBAWC}		3.41		4.65		6.20	ns			
t _{ESBSWC}		3.68		4.68		5.93	ns			
t _{ESBWASU}	1.55		2.12		2.83		ns			
t _{ESBWAH}	0.00		0.00		0.00		ns			
t _{ESBWDSU}	1.71		2.33		3.11		ns			
t _{ESBWDH}	0.00		0.00		0.00		ns			
t _{ESBRASU}	1.72		2.34		3.13		ns			
t _{ESBRAH}	0.00		0.00		0.00		ns			
t _{ESBWESU}	1.63		2.36		3.28		ns			
t _{ESBWEH}	0.00		0.00		0.00		ns			
t _{ESBDATASU}	0.07		0.39		0.80		ns			
t _{ESBDATAH}	0.13		0.13		0.13		ns			
t _{ESBWADDRSU}	0.27		0.67		1.17		ns			
t _{ESBRADDRSU}	0.34		0.75		1.28		ns			
t _{ESBDATACO1}		1.03		1.20		1.40	ns			
t _{ESBDATACO2}		2.33		3.18		4.24	ns			
t _{ESBDD}		3.41		4.65		6.20	ns			
t _{PD}		1.68		2.29		3.06	ns			
t _{PTERMSU}	0.96		1.48		2.14		ns			
t _{PTERMCO}		1.05		1.22		1.42	ns			

Table 81. EP20K300E f _{MAX} Routing Delays											
Symbol		-1 -2		-2	-3						
	Min	Max	Min	Max	Min	Max					
t _{F1-4}		0.22		0.24		0.26	ns				
t _{F5-20}		1.33		1.43		1.58	ns				
t _{F20+}		3.63		3.93		4.35	ns				

Tables 85 through 90 describe f_{MAX} LE Timing Microparameters, f_{MAX} ESB Timing Microparameters, f_{MAX} Routing Delays, Minimum Pulse Width Timing Parameters, External Timing Parameters, and External Bidirectional Timing Parameters for EP20K400E APEX 20KE devices.

Table 85. EP20K400E f _{MAX} LE Timing Microparameters											
Symbol	-1 Spec	-1 Speed Grade		-2 Speed Grade		-3 Speed Grade					
	Min	Max	Min	Max	Min	Max					
t _{SU}	0.23		0.23		0.23		ns				
t _H	0.23		0.23		0.23		ns				
t _{CO}		0.25		0.29		0.32	ns				
t _{LUT}		0.70		0.83		1.01	ns				

APEX 20K Programmable Logic Device Family Data Sheet

Table 99. EP20K1000E f _{MAX} Routing Delays										
Symbol	-1 Speed Grade		-2 Speed Grade		-3 Speed Grade		Unit			
	Min	Max	Min	Max	Min	Max				
t _{F1-4}		0.27		0.27		0.27	ns			
t _{F5-20}		1.45		1.63		1.75	ns			
t _{F20+}		4.15		4.33		4.97	ns			

Table 100. EP20K1000E Minimum Pulse Width Timing Parameters											
Symbol	-1 Spee	d Grade	-2 Spee	-2 Speed Grade		Grade	Unit				
	Min	Max	Min	Max	Min	Max					
t _{CH}	1.25		1.43		1.67		ns				
t _{CL}	1.25		1.43		1.67		ns				
t _{CLRP}	0.20		0.20		0.20		ns				
t _{PREP}	0.20		0.20		0.20		ns				
t _{ESBCH}	1.25		1.43		1.67		ns				
t _{ESBCL}	1.25		1.43		1.67		ns				
t _{ESBWP}	1.28		1.51		1.65		ns				
t _{ESBRP}	1.11		1.29		1.41		ns				

Table 101. EP20K1000E External Timing Parameters											
Symbol	-1 Spee	-1 Speed Grade		-2 Speed Grade		-3 Speed Grade					
	Min	Max	Min	Max	Min	Max					
t _{INSU}	2.70		2.84		2.97		ns				
t _{INH}	0.00		0.00		0.00		ns				
t _{outco}	2.00	5.75	2.00	6.33	2.00	6.90	ns				
t _{INSUPLL}	1.64		2.09		-		ns				
t _{INHPLL}	0.00		0.00		-		ns				
t _{outcopll}	0.50	2.25	0.50	2.99	-	-	ns				

Table 106. EP20K1500E Minimum Pulse Width Timing Parameters											
Symbol	-1 Spee	d Grade	-2 Spee	-2 Speed Grade		Grade	Unit				
	Min	Max	Min	Max	Min	Max					
t _{CH}	1.25		1.43		1.67		ns				
t _{CL}	1.25		1.43		1.67		ns				
t _{CLRP}	0.20		0.20		0.20		ns				
t _{PREP}	0.20		0.20		0.20		ns				
t _{ESBCH}	1.25		1.43		1.67		ns				
t _{ESBCL}	1.25		1.43		1.67		ns				
t _{ESBWP}	1.28		1.51		1.65		ns				
t _{ESBRP}	1.11		1.29		1.41		ns				

Table 107. EP20K1500E External Timing Parameters											
Symbol	-1 Spee	d Grade	-2 Speed Grade		-3 Speed Grade		Unit				
	Min	Max	Min	Max	Min	Max					
t _{INSU}	3.09		3.30		3.58		ns				
t _{INH}	0.00		0.00		0.00		ns				
tоитсо	2.00	6.18	2.00	6.81	2.00	7.36	ns				
tINSUPLL	1.94		2.08		-		ns				
t _{INHPLL}	0.00		0.00		-		ns				
t outcopll	0.50	2.67	0.50	2.99	-	-	ns				



101 Innovation Drive San Jose, CA 95134 (408) 544-7000 http://www.altera.com Applications Hotline: (800) 800-EPLD Customer Marketing: (408) 544-7104 Literature Services: lit_req@altera.com Copyright © 2004 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and service marks of Altera Corporation in the U.S. and other countries. All other product or service names are the property of their respective holders. Altera products are protected under numerous U.S. and foreign patents and pending applications, mask work rights, and copyrights. Altera warrants performance of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes

to any products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Altera Corporation. Altera customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.

