E·XFL

Intel - EP20K400BC652-2 Datasheet



Welcome to <u>E-XFL.COM</u>

Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

Product Status	Obsolete
Number of LABs/CLBs	1664
Number of Logic Elements/Cells	16640
Total RAM Bits	212992
Number of I/O	502
Number of Gates	1052000
Voltage - Supply	2.375V ~ 2.625V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	652-BGA
Supplier Device Package	652-BGA (45x45)
Purchase URL	https://www.e-xfl.com/product-detail/intel/ep20k400bc652-2

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong





A row line can be driven directly by LEs, IOEs, or ESBs in that row. Further, a column line can drive a row line, allowing an LE, IOE, or ESB to drive elements in a different row via the column and row interconnect. The row interconnect drives the MegaLAB interconnect to drive LEs, IOEs, or ESBs in a particular MegaLAB structure.

A column line can be directly driven by LEs, IOEs, or ESBs in that column. A column line on a device's left or right edge can also be driven by row IOEs. The column line is used to route signals from one row to another. A column line can drive a row line; it can also drive the MegaLAB interconnect directly, allowing faster connections between rows.

Figure 10 shows how the FastTrack Interconnect uses the local interconnect to drive LEs within MegaLAB structures.



Figure 10. FastTrack Connection to Local Interconnect

Figure 11 shows the intersection of a row and column interconnect, and how these forms of interconnects and LEs drive each other.



Figure 11. Driving the FastTrack Interconnect

APEX 20KE devices include an enhanced interconnect structure for faster routing of input signals with high fan-out. Column I/O pins can drive the FastRow[™] interconnect, which routes signals directly into the local interconnect without having to drive through the MegaLAB interconnect. FastRow lines traverse two MegaLAB structures. Also, these pins can drive the local interconnect directly for fast setup times. On EP20K300E and larger devices, the FastRow interconnect drives the two MegaLABs in the top left corner, the two MegaLABs in the top right corner, the two MegaLABS in the bottom left corner, and the two MegaLABs in the bottom right corner. On EP20K200E and smaller devices, FastRow interconnect drives the two MegaLABs on the top and the two MegaLABs on the bottom of the device. On all devices, the FastRow interconnect drives all local interconnect in the appropriate MegaLABs except the local interconnect on the side of the MegaLAB opposite the ESB. Pins using the FastRow interconnect achieve a faster set-up time, as the signal does not need to use a MegaLAB interconnect line to reach the destination LE. Figure 12 shows the FastRow interconnect.



Figure 12. APEX 20KE FastRow Interconnect

Table 9 summarizes how various elements of the APEX 20K architecture drive each other.

Table 9. APEX 20K Routing Scheme												
Source		Destination										
	Row I/O Pin	Column I/O Pin	LE	ESB	Local Interconnect	MegaLAB Interconnect	Row FastTrack Interconnect	Column FastTrack Interconnect	FastRow Interconnect			
Row I/O Pin					✓	~	~	~				
Column I/O Pin								~	✓ (1)			
LE					~	~	~	~				
ESB					 Image: A set of the set of the	~	~	~				
Local Interconnect	~	~	~	~								
MegaLAB Interconnect					~							
Row FastTrack Interconnect						~		~				
Column FastTrack Interconnect						~	~					
FastRow Interconnect					✓ (1)							

Note to Table 9:

(1) This connection is supported in APEX 20KE devices only.

Product-Term Logic

The product-term portion of the MultiCore architecture is implemented with the ESB. The ESB can be configured to act as a block of macrocells on an ESB-by-ESB basis. Each ESB is fed by 32 inputs from the adjacent local interconnect; therefore, it can be driven by the MegaLAB interconnect or the adjacent LAB. Also, nine ESB macrocells feed back into the ESB through the local interconnect for higher performance. Dedicated clock pins, global signals, and additional inputs from the local interconnect drive the ESB control signals.

In product-term mode, each ESB contains 16 macrocells. Each macrocell consists of two product terms and a programmable register. Figure 13 shows the ESB in product-term mode.

ESBs can implement synchronous RAM, which is easier to use than asynchronous RAM. A circuit using asynchronous RAM must generate the RAM write enable (WE) signal, while ensuring that its data and address signals meet setup and hold time specifications relative to the WE signal. In contrast, the ESB's synchronous RAM generates its own WE signal and is self-timed with respect to the global clock. Circuits using the ESB's selftimed RAM must only meet the setup and hold time specifications of the global clock.

ESB inputs are driven by the adjacent local interconnect, which in turn can be driven by the MegaLAB or FastTrack Interconnect. Because the ESB can be driven by the local interconnect, an adjacent LE can drive it directly for fast memory access. ESB outputs drive the MegaLAB and FastTrack Interconnect. In addition, ten ESB outputs, nine of which are unique output lines, drive the local interconnect for fast connection to adjacent LEs or for fast feedback product-term logic.

When implementing memory, each ESB can be configured in any of the following sizes: 128×16 , 256×8 , 512×4 , $1,024 \times 2$, or $2,048 \times 1$. By combining multiple ESBs, the Quartus II software implements larger memory blocks automatically. For example, two 128×16 RAM blocks can be combined to form a 128×32 RAM block, and two 512×4 RAM blocks can be combined to form a 512×8 RAM block. Memory performance does not degrade for memory blocks up to 2,048 words deep. Each ESB can implement a 2,048-word-deep memory; the ESBs are used in parallel, eliminating the need for any external control logic and its associated delays.

To create a high-speed memory block that is more than 2,048 words deep, ESBs drive tri-state lines. Each tri-state line connects all ESBs in a column of MegaLAB structures, and drives the MegaLAB interconnect and row and column FastTrack Interconnect throughout the column. Each ESB incorporates a programmable decoder to activate the tri-state driver appropriately. For instance, to implement 8,192-word-deep memory, four ESBs are used. Eleven address lines drive the ESB memory, and two more drive the tri-state decoder. Depending on which 2,048-word memory page is selected, the appropriate ESB driver is turned on, driving the output to the tri-state line. The Quartus II software automatically combines ESBs with tri-state lines to form deeper memory blocks. The internal tri-state control logic is designed to avoid internal contention and floating lines. See Figure 18.

Input/Output Clock Mode

The input/output clock mode contains two clocks. One clock controls all registers for inputs into the ESB: data input, WE, RE, read address, and write address. The other clock controls the ESB data output registers. The ESB also supports clock enable and asynchronous clear signals; these signals also control the reading and writing of registers independently. Input/output clock mode is commonly used for applications where the reads and writes occur at the same system frequency, but require different clock enable signals for the input and output registers. Figure 21 shows the ESB in input/output clock mode.



Figure 21. ESB in Input/Output Clock Mode

Notes to Figure 21:

All registers can be cleared asynchronously by ESB local interconnect signals, global signals, or the chip-wide reset. (1)APEX 20KE devices have four dedicated clocks. (2)

Single-Port Mode

The APEX 20K ESB also supports a single-port mode, which is used when simultaneous reads and writes are not required. See Figure 22.

Altera Corporation



Figure 23. APEX 20KE CAM Block Diagram

CAM can be used in any application requiring high-speed searches, such as networking, communications, data compression, and cache management.

The APEX 20KE on-chip CAM provides faster system performance than traditional discrete CAM. Integrating CAM and logic into the APEX 20KE device eliminates off-chip and on-chip delays, improving system performance.

When in CAM mode, the ESB implements 32-word, 32-bit CAM. Wider or deeper CAM can be implemented by combining multiple CAMs with some ancillary logic implemented in LEs. The Quartus II software combines ESBs and LEs automatically to create larger CAMs.

CAM supports writing "don't care" bits into words of the memory. The "don't-care" bit can be used as a mask for CAM comparisons; any bit set to "don't-care" has no effect on matches.

The output of the CAM can be encoded or unencoded. When encoded, the ESB outputs an encoded address of the data's location. For instance, if the data is located in address 12, the ESB output is 12. When unencoded, the ESB uses its 16 outputs to show the location of the data over two clock cycles. In this case, if the data is located in address 12, the 12th output line goes high. When using unencoded outputs, two clock cycles are required to read the output because a 16-bit output bus is used to show the status of 32 words.

The encoded output is better suited for designs that ensure duplicate data is not written into the CAM. If duplicate data is written into two locations, the CAM's output will be incorrect. If the CAM may contain duplicate data, the unencoded output is a better solution; CAM with unencoded outputs can distinguish multiple data locations.

CAM can be pre-loaded with data during configuration, or it can be written during system operation. In most cases, two clock cycles are required to write each word into CAM. When "don't-care" bits are used, a third clock cycle is required.

Implementing Logic in ROM

In addition to implementing logic with product terms, the ESB can implement logic functions when it is programmed with a read-only pattern during configuration, creating a large LUT. With LUTs, combinatorial functions are implemented by looking up the results, rather than by computing them. This implementation of combinatorial functions can be faster than using algorithms implemented in general logic, a performance advantage that is further enhanced by the fast access times of ESBs. The large capacity of ESBs enables designers to implement complex functions in one logic level without the routing delays associated with linked LEs or distributed RAM blocks. Parameterized functions such as LPM functions can take advantage of the ESB automatically. Further, the Quartus II software can implement portions of a design with ESBs where appropriate.

Programmable Speed/Power Control

APEX 20K ESBs offer a high-speed mode that supports very fast operation on an ESB-by-ESB basis. When high speed is not required, this feature can be turned off to reduce the ESB's power dissipation by up to 50%. ESBs that run at low power incur a nominal timing delay adder. This Turbo Bit[™] option is available for ESBs that implement product-term logic or memory functions. An ESB that is not used will be powered down so that it does not consume DC current.

Designers can program each ESB in the APEX 20K device for either high-speed or low-power operation. As a result, speed-critical paths in the design can run at high speed, while the remaining paths operate at reduced power.

I/O Structure

The APEX 20K IOE contains a bidirectional I/O buffer and a register that can be used either as an input register for external data requiring fast setup times, or as an output register for data requiring fast clock-to-output performance. IOEs can be used as input, output, or bidirectional pins. For fast bidirectional I/O timing, LE registers using local routing can improve setup times and OE timing. The Quartus II software Compiler uses the programmable inversion option to invert signals from the row and column interconnect automatically where appropriate. Because the APEX 20K IOE offers one output enable per pin, the Quartus II software Compiler can emulate open-drain operation efficiently.

The APEX 20K IOE includes programmable delays that can be activated to ensure zero hold times, minimum clock-to-output times, input IOE register-to-core register transfers, or core-to-output IOE register transfers. A path in which a pin directly drives a register may require the delay to ensure zero hold time, whereas a path in which a pin drives a register through combinatorial logic may not require the delay.

Table 2	Table 25. APEX 20K 5.0-V Tolerant Device DC Operating Conditions (Part 2 of 2) Notes (2), (7), (8)										
Symbol	Parameter	Conditions	Min	Тур	Max	Unit					
V _{OL}	3.3-V low-level TTL output voltage	I _{OL} = 12 mA DC, V _{CCIO} = 3.00 V (11)			0.45	V					
	3.3-V low-level CMOS output voltage	$I_{OL} = 0.1 \text{ mA DC},$ $V_{CCIO} = 3.00 \text{ V} (11)$			0.2	V					
	3.3-V low-level PCI output voltage	I _{OL} = 1.5 mA DC, V _{CCIO} = 3.00 to 3.60 V (11)			$0.1 imes V_{CCIO}$	V					
	2.5-V low-level output voltage	I _{OL} = 0.1 mA DC, V _{CCIO} = 2.30 V (11)			0.2	V					
		I _{OL} = 1 mA DC, V _{CCIO} = 2.30 V (11)			0.4	V					
		I _{OL} = 2 mA DC, V _{CCIO} = 2.30 V (11)			0.7	V					
I _I	Input pin leakage current	$V_1 = 5.75$ to -0.5 V	-10		10	μA					
I _{OZ}	Tri-stated I/O pin leakage current	$V_{O} = 5.75$ to -0.5 V	-10		10	μA					
I _{CC0}	V _{CC} supply current (standby) (All ESBs in power-down mode)	V_1 = ground, no load, no toggling inputs, -1 speed grade (12)		10		mA					
		V ₁ = ground, no load, no toggling inputs, -2, -3 speed grades (12)		5		mA					
R _{CONF}	Value of I/O pin pull-up resistor	V _{CCIO} = 3.0 V (13)	20		50	W					
	before and during configuration	V _{CCIO} = 2.375 V (13)	30		80	W					



Figure 34 shows the typical output drive characteristics of APEX 20K devices with 3.3-V and 2.5-V V_{CCIO}. The output driver is compatible with the 3.3-V *PCI Local Bus Specification, Revision 2.2* (when VCCIO pins are connected to 3.3 V). 5-V tolerant APEX 20K devices in the -1 speed grade are 5-V PCI compliant over all operating conditions.







Altera Corporation

Figures 38 and 39 show the asynchronous and synchronous timing waveforms, respectively, for the ESB macroparameters in Table 31.



Figure 38. ESB Asynchronous Timing Waveforms



Figure 40. Synchronous Bidirectional Pin External Timing

Notes to Figure 40:

- (1) The output enable and input registers are LE registers in the LAB adjacent to a bidirectional row pin. The output enable register is set with "Output Enable Routing= Signal-Pin" option in the Quartus II software.
- (2) The LAB adjacent input register is set with "Decrease Input Delay to Internal Cells= Off". This maintains a zero hold time for lab adjacent registers while giving a fast, position independent setup time. A faster setup time with zero hold time is possible by setting "Decrease Input Delay to Internal Cells= ON" and moving the input register farther away from the bidirectional pin. The exact position where zero hold occurs with the minimum setup time, varies with device density and speed grade.

Table 31 describes the f_{MAX} timing parameters shown in Figure 36 on page 68.

Table 31. APEX 20K f _{MAX} Timing Parameters (Part 1 of 2)							
Symbol	Parameter						
t _{SU}	LE register setup time before clock						
t _H	LE register hold time after clock						
t _{CO}	_E register clock-to-output delay						
t _{LUT}	LUT delay for data-in						
t _{ESBRC}	ESB Asynchronous read cycle time						
t _{ESBWC}	ESB Asynchronous write cycle time						
t _{ESBWESU}	ESB WE setup time before clock when using input register						
t _{ESBDATASU}	ESB data setup time before clock when using input register						
t _{ESBDATAH}	ESB data hold time after clock when using input register						
t _{ESBADDRSU}	ESB address setup time before clock when using input registers						
t _{ESBDATACO1}	ESB clock-to-output delay when using output registers						

Table 43. EP20K100 External Timing Parameters									
Symbol	-1 Spe	-1 Speed Grade		-2 Speed Grade		-3 Speed Grade			
	Min	Мах	Min	Max	Min	Max			
t _{INSU} (1)	2.3		2.8		3.2		ns		
t _{INH} (1)	0.0		0.0		0.0		ns		
t _{OUTCO} (1)	2.0	4.5	2.0	4.9	2.0	6.6	ns		
t _{INSU} (2)	1.1		1.2		-		ns		
t _{INH} (2)	0.0		0.0		-		ns		
t _{OUTCO} (2)	0.5	2.7	0.5	3.1	_	4.8	ns		

Table 44. EP20K100 External Bidirectional Timing Parameters									
Symbol	-1 Spe	ed Grade	-2 Spe	-2 Speed Grade		-3 Speed Grade			
	Min	Мах	Min	Max	Min	Max			
t _{INSUBIDIR} (1)	2.3		2.8		3.2		ns		
t _{INHBIDIR} (1)	0.0		0.0		0.0		ns		
t _{OUTCOBIDIR}	2.0	4.5	2.0	4.9	2.0	6.6	ns		
t _{XZBIDIR} (1)		5.0		5.9		6.9	ns		
t _{ZXBIDIR} (1)		5.0		5.9		6.9	ns		
t _{INSUBIDIR} (2)	1.0		1.2		-		ns		
t _{inhbidir} (2)	0.0		0.0		-		ns		
toutcobidir <i>(2)</i>	0.5	2.7	0.5	3.1	-	-	ns		
t _{XZBIDIR} (2)		4.3		5.0		-	ns		
t _{ZXBIDIR} (2)		4.3		5.0		-	ns		

Table 45. EP20K200 External Timing Parameters									
Symbol	-1 Spec	-1 Speed Grade		-2 Speed Grade		-3 Speed Grade			
	Min	Max	Min	Мах	Min	Мах			
t _{INSU} (1)	1.9		2.3		2.6		ns		
t _{INH} (1)	0.0		0.0		0.0		ns		
t _{OUTCO} (1)	2.0	4.6	2.0	5.6	2.0	6.8	ns		
t _{INSU} (2)	1.1		1.2		-		ns		
t _{INH} (2)	0.0		0.0		-		ns		
t _{оитсо} <i>(2)</i>	0.5	2.7	0.5	3.1	-	-	ns		

Table 46. EP20K200 External Bidirectional Timing Parameters									
Symbol	-1 Speed Grade		-2 Spe	-2 Speed Grade		-3 Speed Grade			
	Min	Max	Min	Max	Min	Max			
t _{INSUBIDIR} (1)	1.9		2.3		2.6		ns		
t _{INHBIDIR} (1)	0.0		0.0		0.0		ns		
t _{OUTCOBIDIR} (1)	2.0	4.6	2.0	5.6	2.0	6.8	ns		
t _{XZBIDIR} (1)		5.0		5.9		6.9	ns		
t _{ZXBIDIR} (1)		5.0		5.9		6.9	ns		
t _{INSUBIDIR} (2)	1.1		1.2		-		ns		
t _{INHBIDIR} (2)	0.0		0.0		-		ns		
t _{OUTCOBIDIR} (2)	0.5	2.7	0.5	3.1	-	-	ns		
t _{XZBIDIR} (2)		4.3		5.0		-	ns		
t _{ZXBIDIR} (2)		4.3		5.0		-	ns		

Table 47. EP20K400 External Timing Parameters

Symbol	-1 Speed Grade		-2 Spee	ed Grade	-3 Speed	Unit			
	Min	Max	Min	Max	Min	Max			
t _{INSU} (1)	1.4		1.8		2.0		ns		
t _{INH} (1)	0.0		0.0		0.0		ns		
t _{OUTCO} (1)	2.0	4.9	2.0	6.1	2.0	7.0	ns		
t _{INSU} (2)	0.4		1.0		-		ns		
t _{INH} (2)	0.0		0.0		-		ns		
t _{OUTCO} (2)	0.5	3.1	0.5	4.1	-	-	ns		

Table 48. EP20K400 External Bidirectional Timing Parameters

Symbol	-1 Spee	d Grade	-2 Spee	d Grade	-3 Speed Grade		Unit
	Min	Max	Min	Max	Min	Max	
t _{INSUBIDIR} (1)	1.4		1.8		2.0		ns
t _{INHBIDIR} (1)	0.0		0.0		0.0		ns
t _{OUTCOBIDIR} (1)	2.0	4.9	2.0	6.1	2.0	7.0	ns
t _{XZBIDIR} (1)		7.3		8.9		10.3	ns
t _{ZXBIDIR} (1)		7.3		8.9		10.3	ns
t _{INSUBIDIR} (2)	0.5		1.0		-		ns
t _{INHBIDIR} (2)	0.0		0.0		-		ns
t _{OUTCOBIDIR} (2)	0.5	3.1	0.5	4.1	-	-	ns
t _{XZBIDIR} (2)		6.2		7.6		-	ns
t _{ZXBIDIR} (2)		6.2		7.6		_	ns

Altera Corporation

Table 52. EP20K30E Minimum Pulse Width Timing Parameters										
Symbol	'ymbol -1		-	-2		-3				
	Min	Max	Min	Мах	Min	Max				
t _{CH}	0.55		0.78		1.15		ns			
t _{CL}	0.55		0.78		1.15		ns			
t _{CLRP}	0.22		0.31		0.46		ns			
t _{PREP}	0.22		0.31		0.46		ns			
t _{ESBCH}	0.55		0.78		1.15		ns			
t _{ESBCL}	0.55		0.78		1.15		ns			
t _{ESBWP}	1.43		2.01		2.97		ns			
t _{ESBRP}	1.15		1.62		2.39		ns			

Table 53. EP20K30E External Timing Parameters										
Symbol	-	1		-2		-3				
	Min	Max	Min	Max	Min	Max				
t _{INSU}	2.02		2.13		2.24		ns			
t _{INH}	0.00		0.00		0.00		ns			
t _{outco}	2.00	4.88	2.00	5.36	2.00	5.88	ns			
t _{INSUPLL}	2.11		2.23		-		ns			
t _{INHPLL}	0.00		0.00		-		ns			
t _{outcopll}	0.50	2.60	0.50	2.88	-	-	ns			

Table 54. EP20K30E External Bidirectional Timing Parameters									
Symbol	-	1	-2		-3		Unit		
	Min	Max	Min	Max	Min	Max			
t _{insubidir}	1.85		1.77		1.54		ns		
t _{inhbidir}	0.00		0.00		0.00		ns		
t _{outcobidir}	2.00	4.88	2.00	5.36	2.00	5.88	ns		
t _{XZBIDIR}		7.48		8.46		9.83	ns		
t _{ZXBIDIR}		7.48		8.46		9.83	ns		
t _{insubidirpll}	4.12		4.24		-		ns		
t _{inhbidirpll}	0.00		0.00		-		ns		
t _{outcobidirpll}	0.50	2.60	0.50	2.88	-	-	ns		
t _{xzbidirpll}		5.21		5.99		-	ns		
t _{ZXBIDIRPLL}		5.21		5.99		-	ns		

Table 56. EP20K60E f _{MAX} ESB Timing Microparameters									
Symbol	-	-1		-2 -3		3	Unit		
	Min	Max	Min	Мах	Min	Max			
t _{ESBARC}		1.83		2.57		3.79	ns		
t _{ESBSRC}		2.46		3.26		4.61	ns		
t _{ESBAWC}		3.50		4.90		7.23	ns		
t _{ESBSWC}		3.77		4.90		6.79	ns		
t _{ESBWASU}	1.59		2.23		3.29		ns		
t _{ESBWAH}	0.00		0.00		0.00		ns		
t _{ESBWDSU}	1.75		2.46		3.62		ns		
t _{ESBWDH}	0.00		0.00		0.00		ns		
t _{ESBRASU}	1.76		2.47		3.64		ns		
t _{ESBRAH}	0.00		0.00		0.00		ns		
t _{ESBWESU}	1.68		2.49		3.87		ns		
t _{ESBWEH}	0.00		0.00		0.00		ns		
t _{ESBDATASU}	0.08		0.43		1.04		ns		
t _{ESBDATAH}	0.13		0.13		0.13		ns		
t _{ESBWADDRSU}	0.29		0.72		1.46		ns		
t _{ESBRADDRSU}	0.36		0.81		1.58		ns		
t _{ESBDATACO1}		1.06		1.24		1.55	ns		
t _{ESBDATACO2}		2.39		3.35		4.94	ns		
t _{ESBDD}		3.50		4.90		7.23	ns		
t _{PD}		1.72		2.41		3.56	ns		
t _{PTERMSU}	0.99		1.56		2.55		ns		
t _{PTERMCO}		1.07		1.26		1.08	ns		

٦

Table 86. EP20k	Table 86. EP20K400E f _{MAX} ESB Timing Microparameters										
Symbol	-1 Speed Grade		-2 Spe	-2 Speed Grade		-3 Speed Grade					
	Min	Max	Min	Max	Min	Max					
t _{ESBARC}		1.67		1.91		1.99	ns				
t _{ESBSRC}		2.30		2.66		2.93	ns				
t _{ESBAWC}		3.09		3.58		3.99	ns				
t _{ESBSWC}		3.01		3.65		4.05	ns				
t _{ESBWASU}	0.54		0.63		0.65		ns				
t _{ESBWAH}	0.36		0.43		0.42		ns				
t _{ESBWDSU}	0.69		0.77		0.84		ns				
t _{ESBWDH}	0.36		0.43		0.42		ns				
t _{ESBRASU}	1.61		1.77		1.86		ns				
t _{ESBRAH}	0.00		0.00		0.01		ns				
t _{ESBWESU}	1.35		1.47		1.61		ns				
t _{ESBWEH}	0.00		0.00		0.00		ns				
t _{ESBDATASU}	-0.18		-0.30		-0.27		ns				
t _{ESBDATAH}	0.13		0.13		0.13		ns				
t _{ESBWADDRSU}	-0.02		-0.11		-0.03		ns				
t _{ESBRADDRSU}	0.06		-0.01		-0.05		ns				
t _{ESBDATACO1}		1.16		1.40		1.54	ns				
t _{ESBDATACO2}		2.18		2.55		2.85	ns				
t _{ESBDD}		2.73		3.17		3.58	ns				
t _{PD}		1.57		1.83		2.07	ns				
t _{PTERMSU}	0.92		0.99		1.18		ns				
t _{PTERMCO}		1.18		1.43		1.17	ns				

Table 92. EP20k	Table 92. EP20K600E f _{MAX} ESB Timing Microparameters									
Symbol	-1 Spee	-1 Speed Grade		-2 Speed Grade -3 Speed		d Grade	Unit			
	Min	Max	Min	Max	Min	Max				
t _{ESBARC}		1.67		2.39		3.11	ns			
t _{ESBSRC}		2.27		3.07		3.86	ns			
t _{ESBAWC}		3.19		4.56		5.93	ns			
t _{ESBSWC}		3.51		4.62		5.72	ns			
t _{ESBWASU}	1.46		2.08		2.70		ns			
t _{ESBWAH}	0.00		0.00		0.00		ns			
t _{ESBWDSU}	1.60		2.29		2.97		ns			
t _{ESBWDH}	0.00		0.00		0.00		ns			
t _{ESBRASU}	1.61		2.30		2.99		ns			
t _{ESBRAH}	0.00		0.00		0.00		ns			
t _{ESBWESU}	1.49		2.30		3.11		ns			
t _{ESBWEH}	0.00		0.00		0.00		ns			
t _{ESBDATASU}	-0.01		0.35		0.71		ns			
t _{ESBDATAH}	0.13		0.13		0.13		ns			
t _{ESBWADDRSU}	0.19		0.62		1.06		ns			
t _{ESBRADDRSU}	0.25		0.71		1.17		ns			
t _{ESBDATACO1}		1.01		1.19		1.37	ns			
t _{ESBDATACO2}		2.18		3.12		4.05	ns			
t _{ESBDD}		3.19		4.56		5.93	ns			
t _{PD}		1.57		2.25		2.92	ns			
t _{PTERMSU}	0.85		1.43		2.01		ns			
t _{PTERMCO}		1.03		1.21		1.39	ns			

Table 93. EP20K600E f _{MAX} Routing Delays										
Symbol	-1 Spe	ed Grade	-2 Spec	-2 Speed Grade		-3 Speed Grade				
	Min	Max	Min	Max	Min	Max				
t _{F1-4}		0.22		0.25		0.26	ns			
t _{F5-20}		1.26		1.39		1.52	ns			
t _{F20+}		3.51		3.88		4.26	ns			

APEX 20K Programmable Logic Device Family Data Sheet

Table 99. EP20K1000E f _{MAX} Routing Delays									
Symbol	-1 Spe	1 Speed Grade		-2 Speed Grade		-3 Speed Grade			
	Min	Max	Min	Max	Min	Max			
t _{F1-4}		0.27		0.27		0.27	ns		
t _{F5-20}		1.45		1.63		1.75	ns		
t _{F20+}		4.15		4.33		4.97	ns		

Table 100. EP20K1000E Minimum Pulse Width Timing Parameters										
Symbol	-1 Spee	-1 Speed Grade		-2 Speed Grade		Grade	Unit			
	Min	Max	Min	Max	Min	Max				
t _{CH}	1.25		1.43		1.67		ns			
t _{CL}	1.25		1.43		1.67		ns			
t _{CLRP}	0.20		0.20		0.20		ns			
t _{PREP}	0.20		0.20		0.20		ns			
t _{ESBCH}	1.25		1.43		1.67		ns			
t _{ESBCL}	1.25		1.43		1.67		ns			
t _{ESBWP}	1.28		1.51		1.65		ns			
t _{ESBRP}	1.11		1.29		1.41		ns			

Table 101. EP20K1000E External Timing Parameters										
Symbol -1 Speed (ed Grade	-2 Speed Grade		-3 Speed Grade		Unit			
	Min	Max	Min	Max	Min	Max				
t _{INSU}	2.70		2.84		2.97		ns			
t _{INH}	0.00		0.00		0.00		ns			
t _{outco}	2.00	5.75	2.00	6.33	2.00	6.90	ns			
t _{INSUPLL}	1.64		2.09		-		ns			
t _{INHPLL}	0.00		0.00		-		ns			
t _{outcopll}	0.50	2.25	0.50	2.99	-	-	ns			