
# E·XFI

#### Intel - EP20K400EBC652-1N Datasheet



Welcome to <u>E-XFL.COM</u>

#### Understanding Embedded - FPGAs (Field Programmable Gate Array)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

#### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Deta	i	ls

Details	
Product Status	Obsolete
Number of LABs/CLBs	1664
Number of Logic Elements/Cells	16640
Total RAM Bits	212992
Number of I/O	488
Number of Gates	1052000
Voltage - Supply	1.71V ~ 1.89V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	652-BGA
Supplier Device Package	652-BGA (45x45)
Purchase URL	https://www.e-xfl.com/product-detail/intel/ep20k400ebc652-1n

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

- Flexible clock management circuitry with up to four phase-locked loops (PLLs)
  - Built-in low-skew clock tree
  - Up to eight global clock signals
  - ClockLock<sup>®</sup> feature reducing clock delay and skew
  - ClockBoost<sup>®</sup> feature providing clock multiplication and division
  - ClockShift<sup>TM</sup> programmable clock phase and delay shifting
- Powerful I/O features
  - Compliant with peripheral component interconnect Special Interest Group (PCI SIG) *PCI Local Bus Specification, Revision 2.2* for 3.3-V operation at 33 or 66 MHz and 32 or 64 bits
  - Support for high-speed external memories, including DDR SDRAM and ZBT SRAM (ZBT is a trademark of Integrated Device Technology, Inc.)
  - Bidirectional I/O performance  $(t_{CO} + t_{SU})$  up to 250 MHz
  - LVDS performance up to 840 Mbits per channel
  - Direct connection from I/O pins to local interconnect providing fast t<sub>CO</sub> and t<sub>SU</sub> times for complex logic
  - MultiVolt I/O interface support to interface with 1.8-V, 2.5-V, 3.3-V, and 5.0-V devices (see Table 3)
  - Programmable clamp to V<sub>CCIO</sub>
  - Individual tri-state output enable control for each pin
  - Programmable output slew-rate control to reduce switching noise
  - Support for advanced I/O standards, including low-voltage differential signaling (LVDS), LVPECL, PCI-X, AGP, CTT, stubseries terminated logic (SSTL-3 and SSTL-2), Gunning transceiver logic plus (GTL+), and high-speed terminated logic (HSTL Class I)
  - Pull-up on I/O pins before and during configuration
- Advanced interconnect structure
  - Four-level hierarchical FastTrack<sup>®</sup> Interconnect structure providing fast, predictable interconnect delays
  - Dedicated carry chain that implements arithmetic functions such as fast adders, counters, and comparators (automatically used by software tools and megafunctions)
  - Dedicated cascade chain that implements high-speed, high-fan-in logic functions (automatically used by software tools and megafunctions)
  - Interleaved local interconnect allows one LE to drive 29 other LEs through the fast local interconnect
- Advanced packaging options
  - Available in a variety of packages with 144 to 1,020 pins (see Tables 4 through 7)
  - FineLine BGA<sup>®</sup> packages maximize board space efficiency
- Advanced software support
  - Software design support and automatic place-and-route provided by the Altera<sup>®</sup> Quartus<sup>®</sup> II development system for

APEX 20K devices provide two dedicated clock pins and four dedicated input pins that drive register control inputs. These signals ensure efficient distribution of high-speed, low-skew control signals. These signals use dedicated routing channels to provide short delays and low skews. Four of the dedicated inputs drive four global signals. These four global signals can also be driven by internal logic, providing an ideal solution for a clock divider or internally generated asynchronous clear signals with high fan-out. The dedicated clock pins featured on the APEX 20K devices can also feed logic. The devices also feature ClockLock and ClockBoost clock management circuitry. APEX 20KE devices provide two additional dedicated clock pins, for a total of four dedicated clock pins.

#### **MegaLAB Structure**

APEX 20K devices are constructed from a series of MegaLAB<sup>TM</sup> structures. Each MegaLAB structure contains a group of logic array blocks (LABs), one ESB, and a MegaLAB interconnect, which routes signals within the MegaLAB structure. The EP20K30E device has 10 LABs, EP20K60E through EP20K600E devices have 16 LABs, and the EP20K1000E and EP20K1500E devices have 24 LABs. Signals are routed between MegaLAB structures and I/O pins via the FastTrack Interconnect. In addition, edge LABs can be driven by I/O pins through the local interconnect. Figure 2 shows the MegaLAB structure.





#### Cascade Chain

With the cascade chain, the APEX 20K architecture can implement functions with a very wide fan-in. Adjacent LUTs can compute portions of a function in parallel; the cascade chain serially connects the intermediate values. The cascade chain can use a logical AND or logical OR (via De Morgan's inversion) to connect the outputs of adjacent LEs. Each additional LE provides four more inputs to the effective width of a function, with a short cascade delay. Cascade chain logic can be created automatically by the Quartus II software Compiler during design processing, or manually by the designer during design entry.

Cascade chains longer than ten LEs are implemented automatically by linking LABs together. For enhanced fitting, a long cascade chain skips alternate LABs in a MegaLAB structure. A cascade chain longer than one LAB skips either from an even-numbered LAB to the next even-numbered LAB, or from an odd-numbered LAB to the next odd-numbered LAB. For example, the last LE of the first LAB in the upper-left MegaLAB structure carries to the first LE of the third LAB in the MegaLAB structure. Figure 7 shows how the cascade function can connect adjacent LEs to form functions with a wide fan-in.




Figure 7. APEX 20K Cascade Chain





Figure 12. APEX 20KE FastRow Interconnect

Table 9 summarizes how various elements of the APEX 20K architecture drive each other.

#### Figure 26. APEX 20KE Bidirectional I/O Registers N





#### Notes to Figure 26:

- (1) This programmable delay has four settings: off and three levels of delay.
- (2) The output enable and input registers are LE registers in the LAB adjacent to the bidirectional pin.

Each IOE drives a row, column, MegaLAB, or local interconnect when used as an input or bidirectional pin. A row IOE can drive a local, MegaLAB, row, and column interconnect; a column IOE can drive the column interconnect. Figure 27 shows how a row IOE connects to the interconnect.





Figure 28 shows how a column IOE connects to the interconnect.

#### Figure 28. Column IOE Connection to the Interconnect



#### **Dedicated Fast I/O Pins**

APEX 20KE devices incorporate an enhancement to support bidirectional pins with high internal fanout such as PCI control signals. These pins are called Dedicated Fast I/O pins (FAST1, FAST2, FAST3, and FAST4) and replace dedicated inputs. These pins can be used for fast clock, clear, or high fanout logic signal distribution. They also can drive out. The Dedicated Fast I/O pin data output and tri-state control are driven by local interconnect from the adjacent MegaLAB for high speed. Under hot socketing conditions, APEX 20KE devices will not sustain any damage, but the I/O pins will drive out.

# MultiVolt I/O Interface

The APEX device architecture supports the MultiVolt I/O interface feature, which allows APEX devices in all packages to interface with systems of different supply voltages. The devices have one set of VCC pins for internal operation and input buffers (VCCINT), and another set for I/O output drivers (VCCIO).

The APEX 20K VCCINT pins must always be connected to a 2.5 V power supply. With a 2.5-V V<sub>CCINT</sub> level, input pins are 2.5-V, 3.3-V, and 5.0-V tolerant. The VCCIO pins can be connected to either a 2.5-V or 3.3-V power supply, depending on the output requirements. When VCCIO pins are connected to a 2.5-V power supply, the output levels are compatible with 2.5-V systems. When the VCCIO pins are connected to a 3.3-V power supply, the output high is 3.3 V and is compatible with 3.3-V or 5.0-V systems.

Table 12. 5.0-V Tolerant APEX 20K MultiVolt I/O Support										
V <sub>CCIO</sub> (V)	Ir	put Signals	s (V) Output Signals			(V)				
-	2.5	3.3	5.0	2.5	3.3	5.0				
2.5	$\checkmark$	√(1)	<b>√</b> (1)	<ul> <li>✓</li> </ul>						
3.3	$\checkmark$	$\checkmark$	<b>√</b> (1)	<b>√</b> (2)	$\checkmark$	<ul> <li>Image: A start of the start of</li></ul>				

Table 12 summarizes 5.0-V tolerant APEX 20K MultiVolt I/O support.

#### Notes to Table 12:

- The PCI clamping diode must be disabled to drive an input with voltages higher than V<sub>CCIO</sub>.
- (2) When  $V_{CCIO} = 3.3 \text{ V}$ , an APEX 20K device can drive a 2.5-V device with 3.3-V tolerant inputs.

Open-drain output pins on 5.0-V tolerant APEX 20K devices (with a pullup resistor to the 5.0-V supply) can drive 5.0-V CMOS input pins that require a V<sub>IH</sub> of 3.5 V. When the pin is inactive, the trace will be pulled up to 5.0 V by the resistor. The open-drain pin will only drive low or tri-state; it will never drive high. The rise time is dependent on the value of the pullup resistor and load impedance. The I<sub>OL</sub> current specification should be considered when selecting a pull-up resistor.

Symbol	Parameter	Min	Max	Unit	
t <sub>SKEW</sub>	Skew delay between related ClockLock/ClockBoost-generated clocks		500	ps	
JITTER	Jitter on ClockLock/ClockBoost-generated clock (5)		200	ps	
t <sub>INCLKSTB</sub>	Input clock stability (measured between adjacent clocks)		50	ps	

Notes to Table 15:


- (1) The PLL input frequency range for the EP20K100-1X device for 1x multiplication is 25 MHz to 175 MHz.
- (2) All input clock specifications must be met. The PLL may not lock onto an incoming clock if the clock specifications are not met, creating an erroneous clock within the device.
- (3) During device configuration, the ClockLock and ClockBoost circuitry is configured first. If the incoming clock is supplied during configuration, the ClockLock and ClockBoost circuitry locks during configuration, because the lock time is less than the configuration time.
- (4) The jitter specification is measured under long-term observation.
- (5) If the input clock stability is 100 ps,  $t_{JITTER}$  is 250 ps.

# Table 16 summarizes the APEX 20K ClockLock and ClockBoost parameters for -2 speed grade devices.

Symbol	Parameter	Min Max			
f <sub>out</sub>	Output frequency	25	170	MHz	
f <sub>CLK1</sub>	Input clock frequency (ClockBoost clock multiplication factor equals 1)	25	170	MHz	
f <sub>CLK2</sub>	Input clock frequency (ClockBoost clock multiplication factor equals 2)	16	80	MHz	
f <sub>CLK4</sub>	Input clock frequency (ClockBoost clock multiplication factor equals 4)	10	34	MHz	
t <sub>OUTDUTY</sub>	Duty cycle for ClockLock/ClockBoost-generated clock	40	60	%	
f <sub>CLKDEV</sub>	Input deviation from user specification in the Quartus II software (ClockBoost clock multiplication factor equals one) (1)		25,000 (2)	PPM	
t <sub>R</sub>	Input rise time		5	ns	
t <sub>F</sub>	Input fall time		5	ns	
t <sub>LOCK</sub>	Time required for ClockLock/ ClockBoost to acquire lock (3)		10	μs	
t <sub>SKEW</sub>	Skew delay between related ClockLock/ ClockBoost- generated clock	500	500	ps	
t <sub>JITTER</sub>	Jitter on ClockLock/ ClockBoost-generated clock (4)		200	ps	
t <sub>INCLKSTB</sub>	Input clock stability (measured between adjacent clocks)		50	ps	

#### Table 16. APEX 20K ClockLock & ClockBoost Parameters for -2 Speed Grade Devices

Table 2	8. APEX 20KE Device Recommende	ed Operating Conditions			
Symbol	Parameter	Conditions	Min	Max	Unit
V <sub>CCINT</sub>	Supply voltage for internal logic and input buffers	(3), (4)	1.71 (1.71)	1.89 (1.89)	V
V <sub>CCIO</sub>	Supply voltage for output buffers, 3.3-V operation	(3), (4)	3.00 (3.00)	3.60 (3.60)	V
	Supply voltage for output buffers, 2.5-V operation	(3), (4)	2.375 (2.375)	2.625 (2.625)	V
	Supply voltage for output buffers, 1.8-V operation	(3), (4)	1.71 (1.71)	1.89 (1.89)	V
VI	Input voltage	(5), (6)	-0.5	4.0	V
Vo	Output voltage		0	V <sub>CCIO</sub>	V
ТJ	Junction temperature	For commercial use	0	85	°C
		For industrial use	-40	100	°C
t <sub>R</sub>	Input rise time			40	ns
t <sub>F</sub>	Input fall time			40	ns



#### Figure 40. Synchronous Bidirectional Pin External Timing

#### Notes to Figure 40:

- (1) The output enable and input registers are LE registers in the LAB adjacent to a bidirectional row pin. The output enable register is set with "Output Enable Routing= Signal-Pin" option in the Quartus II software.
- (2) The LAB adjacent input register is set with "Decrease Input Delay to Internal Cells= Off". This maintains a zero hold time for lab adjacent registers while giving a fast, position independent setup time. A faster setup time with zero hold time is possible by setting "Decrease Input Delay to Internal Cells= ON" and moving the input register farther away from the bidirectional pin. The exact position where zero hold occurs with the minimum setup time, varies with device density and speed grade.

Table 31 describes the  $f_{MAX}$  timing parameters shown in Figure 36 on page 68.

Table 31. APEX 20K f <sub>MAX</sub> Timing Parameters       (Part 1 of 2)							
Symbol	Parameter						
t <sub>SU</sub>	LE register setup time before clock						
t <sub>H</sub>	LE register hold time after clock						
t <sub>CO</sub>	LE register clock-to-output delay						
t <sub>LUT</sub>	LUT delay for data-in						
t <sub>ESBRC</sub>	ESB Asynchronous read cycle time						
t <sub>ESBWC</sub>	ESB Asynchronous write cycle time						
t <sub>ESBWESU</sub>	ESB WE setup time before clock when using input register						
t <sub>ESBDATASU</sub>	ESB data setup time before clock when using input register						
t <sub>ESBDATAH</sub>	ESB data hold time after clock when using input register						
t <sub>ESBADDRSU</sub>	ESB address setup time before clock when using input registers						
t <sub>ESBDATACO1</sub>	ESB clock-to-output delay when using output registers						

Symbol	-1 Spee	d Grade	-2 Speed Grade		-3 Speed Grade		Unit
	Min	Max	Min	Max	Min	Мах	1
t <sub>INSU</sub> (1)	2.3		2.8		3.2		ns
t <sub>INH</sub> (1)	0.0		0.0		0.0		ns
t <sub>OUTCO</sub> (1)	2.0	4.5	2.0	4.9	2.0	6.6	ns
t <sub>INSU</sub> (2)	1.1		1.2		-		ns
t <sub>INH</sub> (2)	0.0		0.0		-		ns
t <sub>оитсо</sub> <i>(2)</i>	0.5	2.7	0.5	3.1	_	4.8	ns

Table 44. EP20K100 External Bidirectional Timing Parameters										
Symbol	-1 Speed Grade		-2 Speed Grade		-3 Speed Grade		Unit			
	Min	Max	Min	Max	Min	Max				
t <sub>INSUBIDIR</sub> (1)	2.3		2.8		3.2		ns			
t <sub>INHBIDIR</sub> (1)	0.0		0.0		0.0		ns			
toutcobidir (1)	2.0	4.5	2.0	4.9	2.0	6.6	ns			
t <sub>XZBIDIR</sub> (1)		5.0		5.9		6.9	ns			
t <sub>ZXBIDIR</sub> (1)		5.0		5.9		6.9	ns			
t <sub>insubidir</sub> (2)	1.0		1.2		-		ns			
t <sub>INHBIDIR</sub> (2)	0.0		0.0		-		ns			
toutcobidir (2)	0.5	2.7	0.5	3.1	-	-	ns			
t <sub>XZBIDIR</sub> (2)		4.3		5.0		-	ns			
t <sub>ZXBIDIR</sub> (2)		4.3		5.0		-	ns			

Table 45. EP20K200 External Timing Parameters										
Symbol	-1 Spee	ed Grade	-2 Spe	-2 Speed Grade		-3 Speed Grade				
	Min	Max	Min	Мах	Min	Max				
t <sub>INSU</sub> (1)	1.9		2.3		2.6		ns			
t <sub>INH</sub> (1)	0.0		0.0		0.0		ns			
t <sub>OUTCO</sub> (1)	2.0	4.6	2.0	5.6	2.0	6.8	ns			
t <sub>INSU</sub> (2)	1.1		1.2		-		ns			
t <sub>INH</sub> (2)	0.0		0.0		-		ns			
t <sub>оитсо</sub> <i>(2)</i>	0.5	2.7	0.5	3.1	-	-	ns			

Symbol	-1		-2		-3		Unit
	Min	Max	Min	Max	Min	Max	
t <sub>ESBARC</sub>		2.03		2.86		4.24	ns
t <sub>ESBSRC</sub>		2.58		3.49		5.02	ns
t <sub>ESBAWC</sub>		3.88		5.45		8.08	ns
t <sub>ESBSWC</sub>		4.08		5.35		7.48	ns
t <sub>ESBWASU</sub>	1.77		2.49		3.68		ns
t <sub>ESBWAH</sub>	0.00		0.00		0.00		ns
t <sub>ESBWDSU</sub>	1.95		2.74		4.05		ns
t <sub>ESBWDH</sub>	0.00		0.00		0.00		ns
t <sub>ESBRASU</sub>	1.96		2.75		4.07		ns
t <sub>ESBRAH</sub>	0.00		0.00		0.00		ns
t <sub>ESBWESU</sub>	1.80		2.73		4.28		ns
t <sub>ESBWEH</sub>	0.00		0.00		0.00		ns
t <sub>ESBDATASU</sub>	0.07		0.48		1.17		ns
t <sub>ESBDATAH</sub>	0.13		0.13		0.13		ns
t <sub>ESBWADDRSU</sub>	0.30		0.80		1.64		ns
t <sub>ESBRADDRSU</sub>	0.37		0.90		1.78		ns
t <sub>ESBDATACO1</sub>		1.11		1.32		1.67	ns
t <sub>ESBDATACO2</sub>		2.65		3.73		5.53	ns
t <sub>ESBDD</sub>		3.88		5.45		8.08	ns
t <sub>PD</sub>		1.91		2.69		3.98	ns
t <sub>PTERMSU</sub>	1.04		1.71		2.82		ns
t <sub>PTERMCO</sub>		1.13		1.34		1.69	ns

### Table 51. EP20K30E f<sub>MAX</sub> Routing Delays

Symbol	-1		nbol -1 -2		-9	Unit	
	Min	Max	Min	Max	Min	Max	
t <sub>F1-4</sub>		0.24		0.27		0.31	ns
t <sub>F5-20</sub>		1.03		1.14		1.30	ns
t <sub>F20+</sub>		1.42		1.54		1.77	ns

Tables 55 through 60 describe  $f_{MAX}$  LE Timing Microparameters,  $f_{MAX}$  ESB Timing Microparameters,  $f_{MAX}$  Routing Delays, Minimum Pulse Width Timing Parameters, External Timing Parameters, and External Bidirectional Timing Parameters for EP20K60E APEX 20KE devices.

Table 55. EP20K60E f <sub>MAX</sub> LE Timing Microparameters										
Symbol	-	1	-2 -3		3	Unit				
	Min	Max	Min	Max	Min	Max				
t <sub>SU</sub>	0.17		0.15		0.16		ns			
t <sub>H</sub>	0.32		0.33		0.39		ns			
t <sub>CO</sub>		0.29		0.40		0.60	ns			
t <sub>LUT</sub>		0.77		1.07		1.59	ns			

Symbol	-1		-	2	-	-3	Unit	
	Min	Max	Min	Max	Min	Max		
t <sub>insubidir</sub>	2.77		2.91		3.11		ns	
t <sub>inhbidir</sub>	0.00		0.00		0.00		ns	
toutcobidir	2.00	4.84	2.00	5.31	2.00	5.81	ns	
t <sub>XZBIDIR</sub>		6.47		7.44		8.65	ns	
t <sub>ZXBIDIR</sub>		6.47		7.44		8.65	ns	
t <sub>insubidirpll</sub>	3.44		3.24		-		ns	
t <sub>inhbidirpll</sub>	0.00		0.00		-		ns	
toutcobidirpll	0.50	3.37	0.50	3.69	-	-	ns	
t <sub>xzbidirpll</sub>		5.00		5.82		-	ns	
t <sub>zxbidirpll</sub>		5.00		5.82		-	ns	

Tables 61 through 66 describe  $f_{MAX}$  LE Timing Microparameters,  $f_{MAX}$  ESB Timing Microparameters,  $f_{MAX}$  Routing Delays, Minimum Pulse Width Timing Parameters, External Timing Parameters, and External Bidirectional Timing Parameters for EP20K100E APEX 20KE devices.

Table 61. EP2	OK100E f <sub>max</sub> i	LE Timing Mic	roparameters	8			
Symbol	-	1	-	2	-3		Unit
	Min	Max	Min	Max	Min	Max	1
t <sub>SU</sub>	0.25		0.25		0.25		ns
t <sub>H</sub>	0.25		0.25		0.25		ns
t <sub>CO</sub>		0.28		0.28		0.34	ns
t <sub>LUT</sub>		0.80		0.95		1.13	ns

Tables 67 through 72 describe  $f_{MAX}$  LE Timing Microparameters,  $f_{MAX}$  ESB Timing Microparameters,  $f_{MAX}$  Routing Delays, Minimum Pulse Width Timing Parameters, External Timing Parameters, and External Bidirectional Timing Parameters for EP20K160E APEX 20KE devices.

Table 67. EP20K160E f <sub>MAX</sub> LE Timing Microparameters										
Symbol	-	1		-2	-;	Unit				
	Min	Max	Min	Max	Min	Max				
t <sub>SU</sub>	0.22		0.24		0.26		ns			
t <sub>H</sub>	0.22		0.24		0.26		ns			
t <sub>CO</sub>		0.25		0.31		0.35	ns			
t <sub>LUT</sub>		0.69		0.88		1.12	ns			

Symbol	-1		-	2	-	3	Unit
	Min	Max	Min	Мах	Min	Max	
t <sub>insubidir</sub>	2.86		3.24		3.54		ns
t <sub>inhbidir</sub>	0.00		0.00		0.00		ns
t <sub>outcobidir</sub>	2.00	5.07	2.00	5.59	2.00	6.13	ns
t <sub>xzbidir</sub>		7.43		8.23		8.58	ns
tzxbidir		7.43		8.23		8.58	ns
t <sub>insubidirpll</sub>	4.93		5.48		-		ns
t <sub>inhbidirpll</sub>	0.00		0.00		-		ns
toutcobidirpll	0.50	3.00	0.50	3.35	-	-	ns
t <sub>XZBIDIRPLL</sub>		5.36		5.99		-	ns
t <sub>ZXBIDIRPLL</sub>		5.36		5.99		-	ns

Tables 73 through 78 describe  $f_{MAX}$  LE Timing Microparameters,  $f_{MAX}$  ESB Timing Microparameters,  $f_{MAX}$  Routing Delays, Minimum Pulse Width Timing Parameters, External Timing Parameters, and External Bidirectional Timing Parameters for EP20K200E APEX 20KE devices.

Table 73. EP20K200E f <sub>MAX</sub> LE Timing Microparameters									
Symbol	-	1	-2 -3				Unit		
	Min	Max	Min	Max	Min	Мах			
t <sub>SU</sub>	0.23		0.24		0.26		ns		
t <sub>H</sub>	0.23		0.24		0.26		ns		
t <sub>CO</sub>		0.26		0.31		0.36	ns		
t <sub>LUT</sub>		0.70		0.90		1.14	ns		

#### **Altera Corporation**

Symbol	-1 Spee	d Grade	-2 Spee	ed Grade	-3 Spee	d Grade	Unit
	Min	Max	Min	Max	Min	Max	
t <sub>ESBARC</sub>		1.67		1.91		1.99	ns
t <sub>ESBSRC</sub>		2.30		2.66		2.93	ns
t <sub>ESBAWC</sub>		3.09		3.58		3.99	ns
t <sub>ESBSWC</sub>		3.01		3.65		4.05	ns
t <sub>ESBWASU</sub>	0.54		0.63		0.65		ns
t <sub>ESBWAH</sub>	0.36		0.43		0.42		ns
t <sub>ESBWDSU</sub>	0.69		0.77		0.84		ns
t <sub>ESBWDH</sub>	0.36		0.43		0.42		ns
t <sub>ESBRASU</sub>	1.61		1.77		1.86		ns
t <sub>ESBRAH</sub>	0.00		0.00		0.01		ns
t <sub>ESBWESU</sub>	1.35		1.47		1.61		ns
t <sub>ESBWEH</sub>	0.00		0.00		0.00		ns
t <sub>ESBDATASU</sub>	-0.18		-0.30		-0.27		ns
t <sub>ESBDATAH</sub>	0.13		0.13		0.13		ns
t <sub>ESBWADDRSU</sub>	-0.02		-0.11		-0.03		ns
t <sub>ESBRADDRSU</sub>	0.06		-0.01		-0.05		ns
t <sub>ESBDATACO1</sub>		1.16		1.40		1.54	ns
t <sub>ESBDATACO2</sub>		2.18		2.55		2.85	ns
t <sub>ESBDD</sub>		2.73		3.17		3.58	ns
t <sub>PD</sub>		1.57		1.83		2.07	ns
t <sub>PTERMSU</sub>	0.92		0.99		1.18		ns
t <sub>PTERMCO</sub>		1.18		1.43		1.17	ns

#### APEX 20K Programmable Logic Device Family Data Sheet

Table 87. EP20K400E f <sub>MAX</sub> Routing Delays										
Symbol	-1 Spee	d Grade	-2 Speed Grade -3 Speed Grade				Unit			
	Min	Max	Min	Max	Min	Мах				
t <sub>F1-4</sub>		0.25		0.25		0.26	ns			
t <sub>F5-20</sub>		1.01		1.12		1.25	ns			
t <sub>F20+</sub>		3.71		3.92		4.17	ns			

Symbol	-1 Spee	d Grade	-2 Spee	d Grade	-3 Speed Grade		Unit
	Min	Max	Min	Max	Min	Max	
t <sub>CH</sub>	1.36		2.22		2.35		ns
t <sub>CL</sub>	1.36		2.26		2.35		ns
t <sub>CLRP</sub>	0.18		0.18		0.19		ns
t <sub>PREP</sub>	0.18		0.18		0.19		ns
t <sub>ESBCH</sub>	1.36		2.26		2.35		ns
t <sub>ESBCL</sub>	1.36		2.26		2.35		ns
t <sub>ESBWP</sub>	1.17		1.38		1.56		ns
t <sub>ESBRP</sub>	0.94		1.09		1.25		ns

Table 89. EP20K400E External Timing Parameters										
Symbol	-1 Speed Grade		-2 Spec	ed Grade	-3 Speed	Unit				
	Min	Max	Min	Max	Min	Max				
t <sub>INSU</sub>	2.51		2.64		2.77		ns			
t <sub>INH</sub>	0.00		0.00		0.00		ns			
t <sub>outco</sub>	2.00	5.25	2.00	5.79	2.00	6.32	ns			
tINSUPLL	3.221		3.38		-		ns			
t <sub>INHPLL</sub>	0.00		0.00		-		ns			
t <sub>outcopll</sub>	0.50	2.25	0.50	2.45	-	-	ns			

Г

# Revision History

The information contained in the *APEX 20K Programmable Logic Device Family Data Sheet* version 5.1 supersedes information published in previous versions.

#### Version 5.1

*APEX 20K Programmable Logic Device Family Data Sheet* version 5.1 contains the following changes:

- In version 5.0, the VI input voltage spec was updated in Table 28 on page 63.
- In version 5.0, *Note* (5) to Tables 27 through 30 was revised.
- Added *Note* (2) to Figure 21 on page 33.

#### Version 5.0

*APEX 20K Programmable Logic Device Family Data Sheet* version 5.0 contains the following changes:

- Updated Tables 23 through 26. Removed 2.5-V operating condition tables because all APEX 20K devices are now 5.0-V tolerant.
- Updated conditions in Tables 33, 38 and 39.
- Updated data for t<sub>ESBDATAH</sub> parameter.

#### Version 4.3

*APEX 20K Programmable Logic Device Family Data Sheet* version 4.3 contains the following changes:

- Updated Figure 20.
- Updated *Note* (2) to Table 13.
- Updated notes to Tables 27 through 30.

#### Version 4.2

*APEX 20K Programmable Logic Device Family Data Sheet* version 4.2 contains the following changes:

- Updated Figure 29.
- Updated *Note* (1) to Figure 29.