# E·XFL

### Intel - EP20K400EBC652-2X Datasheet



Welcome to <u>E-XFL.COM</u>

#### Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

#### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

Details	
Product Status	Obsolete
Number of LABs/CLBs	1664
Number of Logic Elements/Cells	16640
Total RAM Bits	212992
Number of I/O	488
Number of Gates	1052000
Voltage - Supply	1.71V ~ 1.89V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	652-BGA
Supplier Device Package	652-BGA (45x45)
Purchase URL	https://www.e-xfl.com/product-detail/intel/ep20k400ebc652-2x

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong





A row line can be driven directly by LEs, IOEs, or ESBs in that row. Further, a column line can drive a row line, allowing an LE, IOE, or ESB to drive elements in a different row via the column and row interconnect. The row interconnect drives the MegaLAB interconnect to drive LEs, IOEs, or ESBs in a particular MegaLAB structure.

A column line can be directly driven by LEs, IOEs, or ESBs in that column. A column line on a device's left or right edge can also be driven by row IOEs. The column line is used to route signals from one row to another. A column line can drive a row line; it can also drive the MegaLAB interconnect directly, allowing faster connections between rows.

Figure 10 shows how the FastTrack Interconnect uses the local interconnect to drive LEs within MegaLAB structures.



Figure 12. APEX 20KE FastRow Interconnect

Table 9 summarizes how various elements of the APEX 20K architecture drive each other.

The programmable register also supports an asynchronous clear function. Within the ESB, two asynchronous clears are generated from global signals and the local interconnect. Each macrocell can either choose between the two asynchronous clear signals or choose to not be cleared. Either of the two clear signals can be inverted within the ESB. Figure 15 shows the ESB control logic when implementing product-terms.



Figure 15. ESB Product-Term Mode Control Logic

(1) APEX 20KE devices have four dedicated clocks.

#### Parallel Expanders

Parallel expanders are unused product terms that can be allocated to a neighboring macrocell to implement fast, complex logic functions. Parallel expanders allow up to 32 product terms to feed the macrocell OR logic directly, with two product terms provided by the macrocell and 30 parallel expanders provided by the neighboring macrocells in the ESB.

The Quartus II software Compiler can allocate up to 15 sets of up to two parallel expanders per set to the macrocells automatically. Each set of two parallel expanders incurs a small, incremental timing delay. Figure 16 shows the APEX 20K parallel expanders.



#### Figure 23. APEX 20KE CAM Block Diagram

CAM can be used in any application requiring high-speed searches, such as networking, communications, data compression, and cache management.

The APEX 20KE on-chip CAM provides faster system performance than traditional discrete CAM. Integrating CAM and logic into the APEX 20KE device eliminates off-chip and on-chip delays, improving system performance.

When in CAM mode, the ESB implements 32-word, 32-bit CAM. Wider or deeper CAM can be implemented by combining multiple CAMs with some ancillary logic implemented in LEs. The Quartus II software combines ESBs and LEs automatically to create larger CAMs.

CAM supports writing "don't care" bits into words of the memory. The "don't-care" bit can be used as a mask for CAM comparisons; any bit set to "don't-care" has no effect on matches.

The output of the CAM can be encoded or unencoded. When encoded, the ESB outputs an encoded address of the data's location. For instance, if the data is located in address 12, the ESB output is 12. When unencoded, the ESB uses its 16 outputs to show the location of the data over two clock cycles. In this case, if the data is located in address 12, the 12th output line goes high. When using unencoded outputs, two clock cycles are required to read the output because a 16-bit output bus is used to show the status of 32 words.

The encoded output is better suited for designs that ensure duplicate data is not written into the CAM. If duplicate data is written into two locations, the CAM's output will be incorrect. If the CAM may contain duplicate data, the unencoded output is a better solution; CAM with unencoded outputs can distinguish multiple data locations.

CAM can be pre-loaded with data during configuration, or it can be written during system operation. In most cases, two clock cycles are required to write each word into CAM. When "don't-care" bits are used, a third clock cycle is required.

#### Implementing Logic in ROM

In addition to implementing logic with product terms, the ESB can implement logic functions when it is programmed with a read-only pattern during configuration, creating a large LUT. With LUTs, combinatorial functions are implemented by looking up the results, rather than by computing them. This implementation of combinatorial functions can be faster than using algorithms implemented in general logic, a performance advantage that is further enhanced by the fast access times of ESBs. The large capacity of ESBs enables designers to implement complex functions in one logic level without the routing delays associated with linked LEs or distributed RAM blocks. Parameterized functions such as LPM functions can take advantage of the ESB automatically. Further, the Quartus II software can implement portions of a design with ESBs where appropriate.

### **Programmable Speed/Power Control**

APEX 20K ESBs offer a high-speed mode that supports very fast operation on an ESB-by-ESB basis. When high speed is not required, this feature can be turned off to reduce the ESB's power dissipation by up to 50%. ESBs that run at low power incur a nominal timing delay adder. This Turbo Bit<sup>™</sup> option is available for ESBs that implement product-term logic or memory functions. An ESB that is not used will be powered down so that it does not consume DC current.

Designers can program each ESB in the APEX 20K device for either high-speed or low-power operation. As a result, speed-critical paths in the design can run at high speed, while the remaining paths operate at reduced power.

# I/O Structure

The APEX 20K IOE contains a bidirectional I/O buffer and a register that can be used either as an input register for external data requiring fast setup times, or as an output register for data requiring fast clock-to-output performance. IOEs can be used as input, output, or bidirectional pins. For fast bidirectional I/O timing, LE registers using local routing can improve setup times and OE timing. The Quartus II software Compiler uses the programmable inversion option to invert signals from the row and column interconnect automatically where appropriate. Because the APEX 20K IOE offers one output enable per pin, the Quartus II software Compiler can emulate open-drain operation efficiently.

The APEX 20K IOE includes programmable delays that can be activated to ensure zero hold times, minimum clock-to-output times, input IOE register-to-core register transfers, or core-to-output IOE register transfers. A path in which a pin directly drives a register may require the delay to ensure zero hold time, whereas a path in which a pin drives a register through combinatorial logic may not require the delay. Table 10 describes the APEX 20K programmable delays and their logic options in the Quartus II software.

Table 10. APEX 20K Programmable Delay Chains				
Programmable Delays	Quartus II Logic Option			
Input pin to core delay	Decrease input delay to internal cells			
Input pin to input register delay	Decrease input delay to input register			
Core to output register delay	Decrease input delay to output register			
Output register $t_{CO}$ delay	Increase delay to output pin			

#### The Quartus II software compiler can program these delays automatically to minimize setup time while providing a zero hold time. Figure 25 shows how fast bidirectional I/Os are implemented in APEX 20K devices.

The register in the APEX 20K IOE can be programmed to power-up high or low after configuration is complete. If it is programmed to power-up low, an asynchronous clear can control the register. If it is programmed to power-up high, the register cannot be asynchronously cleared or preset. This feature is useful for cases where the APEX 20K device controls an active-low input or another device; it prevents inadvertent activation of the input upon power-up.

Each IOE drives a row, column, MegaLAB, or local interconnect when used as an input or bidirectional pin. A row IOE can drive a local, MegaLAB, row, and column interconnect; a column IOE can drive the column interconnect. Figure 27 shows how a row IOE connects to the interconnect.



Figure 28 shows how a column IOE connects to the interconnect.

#### Figure 28. Column IOE Connection to the Interconnect



#### **Dedicated Fast I/O Pins**

APEX 20KE devices incorporate an enhancement to support bidirectional pins with high internal fanout such as PCI control signals. These pins are called Dedicated Fast I/O pins (FAST1, FAST2, FAST3, and FAST4) and replace dedicated inputs. These pins can be used for fast clock, clear, or high fanout logic signal distribution. They also can drive out. The Dedicated Fast I/O pin data output and tri-state control are driven by local interconnect from the adjacent MegaLAB for high speed. Under hot socketing conditions, APEX 20KE devices will not sustain any damage, but the I/O pins will drive out.

# MultiVolt I/O Interface

The APEX device architecture supports the MultiVolt I/O interface feature, which allows APEX devices in all packages to interface with systems of different supply voltages. The devices have one set of VCC pins for internal operation and input buffers (VCCINT), and another set for I/O output drivers (VCCIO).

The APEX 20K VCCINT pins must always be connected to a 2.5 V power supply. With a 2.5-V V<sub>CCINT</sub> level, input pins are 2.5-V, 3.3-V, and 5.0-V tolerant. The VCCIO pins can be connected to either a 2.5-V or 3.3-V power supply, depending on the output requirements. When VCCIO pins are connected to a 2.5-V power supply, the output levels are compatible with 2.5-V systems. When the VCCIO pins are connected to a 3.3-V power supply, the output high is 3.3 V and is compatible with 3.3-V or 5.0-V systems.

Table 12. 5.0-V Tolerant APEX 20K MultiVolt I/O Support										
V <sub>CC10</sub> (V) Input Signals (V) Output Signals (V)						(V)				
	2.5 3.3 5.0 2.5									
2.5	$\checkmark$	$\checkmark$ $\checkmark$ (1) $\checkmark$ (1) $\checkmark$								
3.3	3.3 🗸 🗸 🏹 1) 🗸 (2) 🗸 🗸									

Table 12 summarizes 5.0-V tolerant APEX 20K MultiVolt I/O support.

#### Notes to Table 12:

- The PCI clamping diode must be disabled to drive an input with voltages higher than V<sub>CCIO</sub>.
- (2) When  $V_{CCIO} = 3.3 \text{ V}$ , an APEX 20K device can drive a 2.5-V device with 3.3-V tolerant inputs.

Open-drain output pins on 5.0-V tolerant APEX 20K devices (with a pullup resistor to the 5.0-V supply) can drive 5.0-V CMOS input pins that require a V<sub>IH</sub> of 3.5 V. When the pin is inactive, the trace will be pulled up to 5.0 V by the resistor. The open-drain pin will only drive low or tri-state; it will never drive high. The rise time is dependent on the value of the pullup resistor and load impedance. The I<sub>OL</sub> current specification should be considered when selecting a pull-up resistor.

# IEEE Std. 1149.1 (JTAG) Boundary-Scan Support

All APEX 20K devices provide JTAG BST circuitry that complies with the IEEE Std. 1149.1-1990 specification. JTAG boundary-scan testing can be performed before or after configuration, but not during configuration. APEX 20K devices can also use the JTAG port for configuration with the Quartus II software or with hardware using either Jam Files (.jam) or Jam Byte-Code Files (.jbc). Finally, APEX 20K devices use the JTAG port to monitor the logic operation of the device with the SignalTap embedded logic analyzer. APEX 20K devices support the JTAG instructions shown in Table 19. Although EP20K1500E devices support the JTAG BYPASS and SignalTap instructions, they do not support boundary-scan testing or the use of the JTAG port for configuration.

Table 19. APEX 20K JT	Table 19. APEX 20K JTAG Instructions					
JTAG Instruction	Description					
SAMPLE/PRELOAD	Allows a snapshot of signals at the device pins to be captured and examined during normal device operation, and permits an initial data pattern to be output at the device pins. Also used by the SignalTap embedded logic analyzer.					
EXTEST	Allows the external circuitry and board-level interconnections to be tested by forcing a test pattern at the output pins and capturing test results at the input pins.					
BYPASS (1)	Places the 1-bit bypass register between the TDI and TDO pins, which allows the BST data to pass synchronously through selected devices to adjacent devices during normal device operation.					
USERCODE	Selects the 32-bit USERCODE register and places it between the TDI and TDO pins, allowing the USERCODE to be serially shifted out of TDO.					
IDCODE	Selects the IDCODE register and places it between TDI and TDO, allowing the IDCODE to be serially shifted out of TDO.					
ICR Instructions	Used when configuring an APEX 20K device via the JTAG port with a MasterBlaster <sup>™</sup> or ByteBlasterMV <sup>™</sup> download cable, or when using a Jam File or Jam Byte-Code File via an embedded processor.					
SignalTap Instructions (1)	Monitors internal device operation with the SignalTap embedded logic analyzer.					

#### able 19 APFX 20K .ITAG Instruction

#### Note to Table 19:

(1) The EP20K1500E device supports the JTAG BYPASS instruction and the SignalTap instructions.

Table 2	Table 24. APEX 20K 5.0-V Tolerant Device Recommended Operating Conditions       Note (2)						
Symbol	Parameter	Conditions	Min	Max	Unit		
V <sub>CCINT</sub>	Supply voltage for internal logic and input buffers	(4), (5)	2.375 (2.375)	2.625 (2.625)	V		
V <sub>CCIO</sub>	Supply voltage for output buffers, 3.3-V operation	(4), (5)	3.00 (3.00)	3.60 (3.60)	V		
	Supply voltage for output buffers, 2.5-V operation	(4), (5)	2.375 (2.375)	2.625 (2.625)	V		
VI	Input voltage	(3), (6)	-0.5	5.75	V		
Vo	Output voltage		0	V <sub>CCIO</sub>	V		
ТJ	Junction temperature	For commercial use	0	85	°C		
		For industrial use	-40	100	°C		
t <sub>R</sub>	Input rise time			40	ns		
t <sub>F</sub>	Input fall time			40	ns		

Table 2	Table 25. APEX 20K 5.0-V Tolerant Device DC Operating Conditions (Part 1 of 2)       Notes (2), (7), (8)							
Symbol	Parameter	Conditions	Min	Тур	Max	Unit		
V <sub>IH</sub>	High-level input voltage		1.7, 0.5 × V <sub>CCIO</sub> (9)		5.75	V		
V <sub>IL</sub>	Low-level input voltage		-0.5		$0.8, 0.3 \times V_{CCIO}$	V		
V <sub>OH</sub>	3.3-V high-level TTL output voltage	I <sub>OH</sub> = -8 mA DC, V <sub>CCIO</sub> = 3.00 V <i>(10)</i>	2.4			V		
	3.3-V high-level CMOS output voltage	I <sub>OH</sub> = -0.1 mA DC, V <sub>CCIO</sub> = 3.00 V <i>(10)</i>	V <sub>CCIO</sub> - 0.2			V		
	3.3-V high-level PCI output voltage	$I_{OH} = -0.5 \text{ mA DC},$ $V_{CCIO} = 3.00 \text{ to } 3.60 \text{ V}$ (10)	$0.9 \times V_{CCIO}$			V		
	2.5-V high-level output voltage	I <sub>OH</sub> = -0.1 mA DC, V <sub>CCIO</sub> = 2.30 V <i>(10)</i>	2.1			V		
		I <sub>OH</sub> = -1 mA DC, V <sub>CCIO</sub> = 2.30 V (10)	2.0			V		
		$I_{OH} = -2 \text{ mA DC},$ $V_{CCIO} = 2.30 \text{ V} (10)$	1.7			V		

Table 2	Table 26. APEX 20K 5.0-V Tolerant Device CapacitanceNotes (2), (14)							
Symbol	Parameter	Conditions	Min	Max	Unit			
C <sub>IN</sub>	Input capacitance	V <sub>IN</sub> = 0 V, f = 1.0 MHz		8	pF			
CINCLK	Input capacitance on dedicated clock pin	V <sub>IN</sub> = 0 V, f = 1.0 MHz		12	pF			
C <sub>OUT</sub>	Output capacitance	V <sub>OUT</sub> = 0 V, f = 1.0 MHz		8	pF			

#### Notes to Tables 23 through 26:

- (1) See the Operating Requirements for Altera Devices Data Sheet.
- All APEX 20K devices are 5.0-V tolerant. (2)
- (3) Minimum DC input is -0.5 V. During transitions, the inputs may undershoot to -2.0 V or overshoot to 5.75 V for input currents less than 100 mA and periods shorter than 20 ns.
- Numbers in parentheses are for industrial-temperature-range devices. (4)
- Maximum  $V_{CC}$  rise time is 100 ms, and  $V_{CC}$  must rise monotonically. (5)
- All pins, including dedicated inputs, clock I/O, and JTAG pins, may be driven before V<sub>CCINT</sub> and V<sub>CCIO</sub> are (6) powered.
- (7)Typical values are for  $T_A = 25^{\circ}$  C,  $V_{CCINT} = 2.5$  V, and  $V_{CCIO} = 2.5$  or 3.3 V.
- These values are specified in the APEX 20K device recommended operating conditions, shown in Table 26 on (8)page 62.
- (9) The APEX 20K input buffers are compatible with 2.5-V and 3.3-V (LVTTL and LVCMOS) signals. Additionally, the input buffers are 3.3-V PCI compliant when V<sub>CCIO</sub> and V<sub>CCINT</sub> meet the relationship shown in Figure 33 on page 68.
- (10) The I<sub>OH</sub> parameter refers to high-level TTL, PCI or CMOS output current.
- (11) The I<sub>OL</sub> parameter refers to low-level TTL, PCI, or CMOS output current. This parameter applies to open-drain pins as well as output pins.
- (12) This value is specified for normal device operation. The value may vary during power-up.
- (13) Pin pull-up resistance values will be lower if an external source drives the pin higher than  $V_{CCIO}$ .
- (14) Capacitance is sample-tested only.

Tables 27 through 30 provide information on absolute maximum ratings, recommended operating conditions, DC operating conditions, and capacitance for 1.8-V APEX 20KE devices.

Table 2	Table 27. APEX 20KE Device Absolute Maximum Ratings         Note (1)							
Symbol	Parameter	Conditions	Min	Max	Unit			
V <sub>CCINT</sub>	Supply voltage	With respect to ground (2)	-0.5	2.5	V			
V <sub>CCIO</sub>			-0.5	4.6	V			
VI	DC input voltage		-0.5	4.6	V			
I <sub>OUT</sub>	DC output current, per pin		-25	25	mA			
T <sub>STG</sub>	Storage temperature	No bias	-65	150	°C			
T <sub>AMB</sub>	Ambient temperature	Under bias	-65	135	°C			
ΤJ	Junction temperature	PQFP, RQFP, TQFP, and BGA packages, under bias		135	°C			
		Ceramic PGA packages, under bias		150	°C			

P

For DC Operating Specifications on APEX 20KE I/O standards, please refer to *Application Note 117 (Using Selectable I/O Standards in Altera Devices).* 

Table 30. APEX 20KE Device Capacitance     Note (15)							
Symbol	Parameter	Conditions	Min	Max	Unit		
C <sub>IN</sub>	Input capacitance	V <sub>IN</sub> = 0 V, f = 1.0 MHz		8	pF		
CINCLK	Input capacitance on dedicated clock pin	V <sub>IN</sub> = 0 V, f = 1.0 MHz		12	pF		
C <sub>OUT</sub>	Output capacitance	V <sub>OUT</sub> = 0 V, f = 1.0 MHz		8	pF		

#### Notes to Tables 27 through 30:

- (1) See the Operating Requirements for Altera Devices Data Sheet.
- (2) Minimum DC input is -0.5 V. During transitions, the inputs may undershoot to -2.0 V or overshoot to 5.75 V for input currents less than 100 mA and periods shorter than 20 ns.
- (3) Numbers in parentheses are for industrial-temperature-range devices.
- (4) Maximum  $V_{CC}$  rise time is 100 ms, and  $V_{CC}$  must rise monotonically.
- (5) Minimum DC input is -0.5 V. During transitions, the inputs may undershoot to -2.0 V or overshoot to the voltage shown in the following table based on input duty cycle for input currents less than 100 mA. The overshoot is dependent upon duty cycle of the signal. The DC case is equivalent to 100% duty cycle.

Vin	Max. Duty Cycle
4.0V	100% (DC)
4.1	90%

- 4.2 50%
- 4.3 30%
- 4.4 17%
- 4.5 10%
- (6) All pins, including dedicated inputs, clock, I/O, and JTAG pins, may be driven before V<sub>CCINT</sub> and V<sub>CCIO</sub> are powered.
- (7) Typical values are for  $T_A = 25^\circ$  C,  $V_{CCINT} = 1.8$  V, and  $V_{CCIO} = 1.8$  V, 2.5 V or 3.3 V.
- (8) These values are specified under the APEX 20KE device recommended operating conditions, shown in Table 24 on page 60.
- (9) Refer to Application Note 117 (Using Selectable I/O Standards in Altera Devices) for the V<sub>IH</sub>, V<sub>IL</sub>, V<sub>OH</sub>, V<sub>OL</sub>, and I<sub>I</sub> parameters when VCCIO = 1.8 V.
- (10) The APEX 20KE input buffers are compatible with 1.8-V, 2.5-V and 3.3-V (LVTTL and LVCMOS) signals. Additionally, the input buffers are 3.3-V PCI compliant. Input buffers also meet specifications for GTL+, CTT, AGP, SSTL-2, SSTL-3, and HSTL.
- (11) The I<sub>OH</sub> parameter refers to high-level TTL, PCI, or CMOS output current.
- (12) The I<sub>OL</sub> parameter refers to low-level TTL, PCI, or CMOS output current. This parameter applies to open-drain pins as well as output pins.
- (13) This value is specified for normal device operation. The value may vary during power-up.
- (14) Pin pull-up resistance values will be lower if an external source drives the pin higher than V<sub>CCIO</sub>.
- (15) Capacitance is sample-tested only.

Figure 33 shows the relationship between  $\rm V_{CCIO}$  and  $\rm V_{CCINT}$  for 3.3-V PCI compliance on APEX 20K devices.

Figures 38 and 39 show the asynchronous and synchronous timing waveforms, respectively, for the ESB macroparameters in Table 31.



Figure 38. ESB Asynchronous Timing Waveforms



#### Figure 40. Synchronous Bidirectional Pin External Timing

#### Notes to Figure 40:

- (1) The output enable and input registers are LE registers in the LAB adjacent to a bidirectional row pin. The output enable register is set with "Output Enable Routing= Signal-Pin" option in the Quartus II software.
- (2) The LAB adjacent input register is set with "Decrease Input Delay to Internal Cells= Off". This maintains a zero hold time for lab adjacent registers while giving a fast, position independent setup time. A faster setup time with zero hold time is possible by setting "Decrease Input Delay to Internal Cells= ON" and moving the input register farther away from the bidirectional pin. The exact position where zero hold occurs with the minimum setup time, varies with device density and speed grade.

Table 31 describes the  $f_{MAX}$  timing parameters shown in Figure 36 on page 68.

Table 31. APEX 20K f <sub>MAX</sub> Timing Parameters       (Part 1 of 2)						
Symbol	Parameter					
t <sub>SU</sub>	LE register setup time before clock					
t <sub>H</sub>	LE register hold time after clock					
t <sub>CO</sub>	LE register clock-to-output delay					
t <sub>LUT</sub>	LUT delay for data-in					
t <sub>ESBRC</sub>	ESB Asynchronous read cycle time					
t <sub>ESBWC</sub>	ESB Asynchronous write cycle time					
t <sub>ESBWESU</sub>	ESB WE setup time before clock when using input register					
t <sub>ESBDATASU</sub>	ESB data setup time before clock when using input register					
t <sub>ESBDATAH</sub>	ESB data hold time after clock when using input register					
t <sub>ESBADDRSU</sub>	ESB address setup time before clock when using input registers					
t <sub>ESBDATACO1</sub>	ESB clock-to-output delay when using output registers					

Table 41. EP20K200 f <sub>MAX</sub> Timing Parameters								
Symbol	-1 Spee	d Grade	-2 Spee	ed Grade	-3 Speed Grade		Units	
	Min	Max	Min	Max	Min	Max		
t <sub>SU</sub>	0.5		0.6		0.8		ns	
t <sub>H</sub>	0.7		0.8		1.0		ns	
t <sub>CO</sub>		0.3		0.4		0.5	ns	
t <sub>LUT</sub>		0.8		1.0		1.3	ns	
t <sub>ESBRC</sub>		1.7		2.1		2.4	ns	
t <sub>ESBWC</sub>		5.7		6.9		8.1	ns	
t <sub>ESBWESU</sub>	3.3		3.9		4.6		ns	
t <sub>ESBDATASU</sub>	2.2		2.7		3.1		ns	
t <sub>ESBDATAH</sub>	0.6		0.8		0.9		ns	
t <sub>ESBADDRSU</sub>	2.4		2.9		3.3		ns	
t <sub>ESBDATACO1</sub>		1.3		1.6		1.8	ns	
t <sub>ESBDATACO2</sub>		2.6		3.1		3.6	ns	
t <sub>ESBDD</sub>		2.5		3.3		3.6	ns	
t <sub>PD</sub>		2.5		3.0		3.6	ns	
t <sub>PTERMSU</sub>	2.3		2.7		3.2		ns	
t <sub>PTERMCO</sub>		1.5		1.8		2.1	ns	
t <sub>F1-4</sub>		0.5		0.6		0.7	ns	
t <sub>F5-20</sub>		1.6		1.7		1.8	ns	
t <sub>F20+</sub>		2.2		2.2		2.3	ns	
t <sub>CH</sub>	2.0		2.5		3.0		ns	
t <sub>CL</sub>	2.0		2.5		3.0		ns	
t <sub>CLRP</sub>	0.3		0.4		0.4		ns	
t <sub>PREP</sub>	0.4		0.5		0.5		ns	
t <sub>ESBCH</sub>	2.0		2.5		3.0		ns	
t <sub>ESBCL</sub>	2.0		2.5		3.0		ns	
t <sub>ESBWP</sub>	1.6		1.9		2.2		ns	
t <sub>ESBRP</sub>	1.0		1.3		1.4		ns	

Tables 67 through 72 describe  $f_{MAX}$  LE Timing Microparameters,  $f_{MAX}$  ESB Timing Microparameters,  $f_{MAX}$  Routing Delays, Minimum Pulse Width Timing Parameters, External Timing Parameters, and External Bidirectional Timing Parameters for EP20K160E APEX 20KE devices.

Table 67. EP20K160E f <sub>MAX</sub> LE Timing Microparameters										
Symbol		-1		-2	-	Unit				
	Min	Max	Min	Max	Min	Max				
t <sub>SU</sub>	0.22		0.24		0.26		ns			
t <sub>H</sub>	0.22		0.24		0.26		ns			
t <sub>CO</sub>		0.25		0.31		0.35	ns			
t <sub>LUT</sub>		0.69		0.88		1.12	ns			

Table 82. EP20K300E Minimum Pulse Width Timing Parameters										
Symbol	-	1	-	-2	-3	-3				
	Min	Max	Min	Max	Min	Max				
t <sub>CH</sub>	1.25		1.43		1.67		ns			
t <sub>CL</sub>	1.25		1.43		1.67		ns			
t <sub>CLRP</sub>	0.19		0.26		0.35		ns			
t <sub>PREP</sub>	0.19		0.26		0.35		ns			
t <sub>ESBCH</sub>	1.25		1.43		1.67		ns			
t <sub>ESBCL</sub>	1.25		1.43		1.67		ns			
t <sub>ESBWP</sub>	1.25		1.71		2.28		ns			
t <sub>ESBRP</sub>	1.01		1.38		1.84		ns			

Table 83. EP20K300E External Timing Parameters										
Symbol	-1			-2		-3				
	Min	Max	Min	Max	Min	Max				
t <sub>INSU</sub>	2.31		2.44		2.57		ns			
t <sub>INH</sub>	0.00		0.00		0.00		ns			
t <sub>outco</sub>	2.00	5.29	2.00	5.82	2.00	6.24	ns			
tINSUPLL	1.76		1.85		-		ns			
t <sub>INHPLL</sub>	0.00		0.00		-		ns			
toutcopll	0.50	2.65	0.50	2.95	-	-	ns			

Table 84. EP20K300E External Bidirectional Timing Parameters										
Symbol	-1		-:	2	-	Unit				
	Min	Max	Min	Мах	Min	Max				
t <sub>insubidir</sub>	2.77		2.85		3.11		ns			
t <sub>inhbidir</sub>	0.00		0.00		0.00		ns			
t <sub>outcobidir</sub>	2.00	5.29	2.00	5.82	2.00	6.24	ns			
t <sub>XZBIDIR</sub>		7.59		8.30		9.09	ns			
t <sub>ZXBIDIR</sub>		7.59		8.30		9.09	ns			
t <sub>insubidirpll</sub>	2.50		2.76		-		ns			
t <sub>inhbidirpll</sub>	0.00		0.00		-		ns			
t <sub>outcobidirpll</sub>	0.50	2.65	0.50	2.95	-	-	ns			
t <sub>XZBIDIRPLL</sub>		5.00		5.43		-	ns			
t <sub>ZXBIDIRPLL</sub>		5.00		5.43		-	ns			

٦

Table 86. EP20K400E f <sub>MAX</sub> ESB Timing Microparameters										
Symbol	-1 Speed Grade		-2 Speed Grade		-3 Speed Grade		Unit			
	Min	Max	Min	Max	Min	Max				
t <sub>ESBARC</sub>		1.67		1.91		1.99	ns			
t <sub>ESBSRC</sub>		2.30		2.66		2.93	ns			
t <sub>ESBAWC</sub>		3.09		3.58		3.99	ns			
t <sub>ESBSWC</sub>		3.01		3.65		4.05	ns			
t <sub>ESBWASU</sub>	0.54		0.63		0.65		ns			
t <sub>ESBWAH</sub>	0.36		0.43		0.42		ns			
t <sub>ESBWDSU</sub>	0.69		0.77		0.84		ns			
t <sub>ESBWDH</sub>	0.36		0.43		0.42		ns			
t <sub>ESBRASU</sub>	1.61		1.77		1.86		ns			
t <sub>ESBRAH</sub>	0.00		0.00		0.01		ns			
t <sub>ESBWESU</sub>	1.35		1.47		1.61		ns			
t <sub>ESBWEH</sub>	0.00		0.00		0.00		ns			
t <sub>ESBDATASU</sub>	-0.18		-0.30		-0.27		ns			
t <sub>ESBDATAH</sub>	0.13		0.13		0.13		ns			
t <sub>ESBWADDRSU</sub>	-0.02		-0.11		-0.03		ns			
t <sub>ESBRADDRSU</sub>	0.06		-0.01		-0.05		ns			
t <sub>ESBDATACO1</sub>		1.16		1.40		1.54	ns			
t <sub>ESBDATACO2</sub>		2.18		2.55		2.85	ns			
t <sub>ESBDD</sub>		2.73		3.17		3.58	ns			
t <sub>PD</sub>		1.57		1.83		2.07	ns			
t <sub>PTERMSU</sub>	0.92		0.99		1.18		ns			
t <sub>PTERMCO</sub>		1.18		1.43		1.17	ns			

Table 90. EP20K400E External Bidirectional Timing Parameters											
Symbol	-1 Speed Grade		-2 Spee	d Grade	-3 Speed Grade		Unit				
	Min	Max	Min	Max	Min	Max					
t <sub>insubidir</sub>	2.93		3.23		3.44		ns				
t <sub>inhbidir</sub>	0.00		0.00		0.00		ns				
t <sub>outcobidir</sub>	2.00	5.25	2.00	5.79	2.00	6.32	ns				
t <sub>XZBIDIR</sub>		5.95		6.77		7.12	ns				
t <sub>zxbidir</sub>		5.95		6.77		7.12	ns				
t <sub>insubidirpll</sub>	4.31		4.76		-		ns				
t <sub>inhbidirpll</sub>	0.00		0.00		-		ns				
t <sub>outcobidirpll</sub>	0.50	2.25	0.50	2.45	-	-	ns				
t <sub>xzbidirpll</sub>		2.94		3.43		-	ns				
t <sub>ZXBIDIRPLL</sub>		2.94		3.43		-	ns				

Tables 91 through 96 describe  $f_{MAX}$  LE Timing Microparameters,  $f_{MAX}$  ESB Timing Microparameters,  $f_{MAX}$  Routing Delays, Minimum Pulse Width Timing Parameters, External Timing Parameters, and External Bidirectional Timing Parameters for EP20K600E APEX 20KE devices.

Table 91. EP20K600E f <sub>MAX</sub> LE Timing Microparameters										
Symbol	-1 Spee	ed Grade	-2 Spee	ed Grade	-3 Speed Grade					
	Min	Max	Min	Max	Min	Max				
t <sub>SU</sub>	0.16		0.16		0.17		ns			
t <sub>H</sub>	0.29		0.33		0.37		ns			
t <sub>CO</sub>		0.65		0.38		0.49	ns			
t <sub>LUT</sub>		0.70		1.00		1.30	ns			

Т