E·XFL

Altera - EP20K600EBC652-1 Datasheet



Welcome to <u>E-XFL.COM</u>

Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

Product Status	Active
Number of LABs/CLBs	2432
Number of Logic Elements/Cells	24320
Total RAM Bits	311296
Number of I/O	488
Number of Gates	1537000
Voltage - Supply	1.71V ~ 1.89V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	652-BBGA
Supplier Device Package	652-BGA (45x45)
Purchase URL	https://www.e-xfl.com/pro/item?MUrl=&PartUrl=ep20k600ebc652-1

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Windows-based PCs, Sun SPARCstations, and HP 9000 Series 700/800 workstations

- Altera MegaCore[®] functions and Altera Megafunction Partners Program (AMPPSM) megafunctions
- NativeLink[™] integration with popular synthesis, simulation, and timing analysis tools
- Quartus II SignalTap[®] embedded logic analyzer simplifies in-system design evaluation by giving access to internal nodes during device operation
- Supports popular revision-control software packages including PVCS, Revision Control System (RCS), and Source Code Control System (SCCS)

 Table 4. APEX 20K QFP, BGA & PGA Package Options & I/O Count
 Notes (1), (2)

Device	144-Pin TQFP	208-Pin PQFP RQFP	240-Pin PQFP RQFP	356-Pin BGA	652-Pin BGA	655-Pin PGA
EP20K30E	92	125				
EP20K60E	92	148	151	196		
EP20K100	101	159	189	252		
EP20K100E	92	151	183	246		
EP20K160E	88	143	175	271		
EP20K200		144	174	277		
EP20K200E		136	168	271	376	
EP20K300E			152		408	
EP20K400					502	502
EP20K400E					488	
EP20K600E					488	
EP20K1000E					488	
EP20K1500E					488	



Figure 6. APEX 20K Carry Chain

LE Operating Modes

The APEX 20K LE can operate in one of the following three modes:

- Normal mode
- Arithmetic mode
- Counter mode

Each mode uses LE resources differently. In each mode, seven available inputs to the LE—the four data inputs from the LAB local interconnect, the feedback from the programmable register, and the carry-in and cascade-in from the previous LE—are directed to different destinations to implement the desired logic function. LAB-wide signals provide clock, asynchronous clear, asynchronous preset, asynchronous load, synchronous clear, synchronous load, and clock enable control for the register. These LAB-wide signals are available in all LE modes.

The Quartus II software, in conjunction with parameterized functions such as LPM and DesignWare functions, automatically chooses the appropriate mode for common functions such as counters, adders, and multipliers. If required, the designer can also create special-purpose functions that specify which LE operating mode to use for optimal performance. Figure 8 shows the LE operating modes.

LAB-Wide Normal Mode (1) Clock Enable (2) Carry-In (3) Cascade-In LE-Out data1 data2 PRN 4-Input D Q LUT data3 LE-Out ENA data4 CLRN Cascade-Out LAB-Wide Arithmetic Mode Clock Enable (2) Carry-In Cascade-In LE-Out PRN data1 Q D 3-Input data2 LUT LE-Out ENA CLRN 3-Input LUT Cascade-Out Carry-Out

Figure 8. APEX 20K LE Operating Modes





Notes to Figure 8:

- (1) LEs in normal mode support register packing.
- (2) There are two LAB-wide clock enables per LAB.
- (3) When using the carry-in in normal mode, the packed register feature is unavailable.
- (4) A register feedback multiplexer is available on LE1 of each LAB.
- (5) The DATA1 and DATA2 input signals can supply counter enable, up or down control, or register feedback signals for LEs other than the second LE in an LAB.
- (6) The LAB-wide synchronous clear and LAB wide synchronous load affect all registers in an LAB.

Figure 11 shows the intersection of a row and column interconnect, and how these forms of interconnects and LEs drive each other.



Figure 11. Driving the FastTrack Interconnect

APEX 20KE devices include an enhanced interconnect structure for faster routing of input signals with high fan-out. Column I/O pins can drive the FastRow[™] interconnect, which routes signals directly into the local interconnect without having to drive through the MegaLAB interconnect. FastRow lines traverse two MegaLAB structures. Also, these pins can drive the local interconnect directly for fast setup times. On EP20K300E and larger devices, the FastRow interconnect drives the two MegaLABs in the top left corner, the two MegaLABs in the top right corner, the two MegaLABS in the bottom left corner, and the two MegaLABs in the bottom right corner. On EP20K200E and smaller devices, FastRow interconnect drives the two MegaLABs on the top and the two MegaLABs on the bottom of the device. On all devices, the FastRow interconnect drives all local interconnect in the appropriate MegaLABs except the local interconnect on the side of the MegaLAB opposite the ESB. Pins using the FastRow interconnect achieve a faster set-up time, as the signal does not need to use a MegaLAB interconnect line to reach the destination LE. Figure 12 shows the FastRow interconnect.

The programmable register also supports an asynchronous clear function. Within the ESB, two asynchronous clears are generated from global signals and the local interconnect. Each macrocell can either choose between the two asynchronous clear signals or choose to not be cleared. Either of the two clear signals can be inverted within the ESB. Figure 15 shows the ESB control logic when implementing product-terms.



Figure 15. ESB Product-Term Mode Control Logic

(1) APEX 20KE devices have four dedicated clocks.

Parallel Expanders

Parallel expanders are unused product terms that can be allocated to a neighboring macrocell to implement fast, complex logic functions. Parallel expanders allow up to 32 product terms to feed the macrocell OR logic directly, with two product terms provided by the macrocell and 30 parallel expanders provided by the neighboring macrocells in the ESB.

The Quartus II software Compiler can allocate up to 15 sets of up to two parallel expanders per set to the macrocells automatically. Each set of two parallel expanders incurs a small, incremental timing delay. Figure 16 shows the APEX 20K parallel expanders.

Each IOE drives a row, column, MegaLAB, or local interconnect when used as an input or bidirectional pin. A row IOE can drive a local, MegaLAB, row, and column interconnect; a column IOE can drive the column interconnect. Figure 27 shows how a row IOE connects to the interconnect.



Advanced I/O Standard Support

APEX 20KE IOEs support the following I/O standards: LVTTL, LVCMOS, 1.8-V I/O, 2.5-V I/O, 3.3-V PCI, PCI-X, 3.3-V AGP, LVDS, LVPECL, GTL+, CTT, HSTL Class I, SSTL-3 Class I and II, and SSTL-2 Class I and II.



For more information on I/O standards supported by APEX 20KE devices, see *Application Note* 117 (*Using Selectable I/O Standards in Altera Devices*).

The APEX 20KE device contains eight I/O banks. In QFP packages, the banks are linked to form four I/O banks. The I/O banks directly support all standards except LVDS and LVPECL. All I/O banks can support LVDS and LVPECL with the addition of external resistors. In addition, one block within a bank contains circuitry to support high-speed True-LVDS and LVPECL inputs, and another block within a particular bank supports high-speed True-LVDS and LVPECL outputs. The LVDS blocks support all of the I/O standards. Each I/O bank has its own VCCIO pins. A single device can support 1.8-V, 2.5-V, and 3.3-V interfaces; each bank can support a different standard independently. Each bank can also use a separate V_{REF} level so that each bank can support any of the terminated standards (such as SSTL-3) independently. Within a bank, any one of the terminated standards can be supported. EP20K300E and larger APEX 20KE devices support the LVDS interface for data pins (smaller devices support LVDS clock pins, but not data pins). All EP20K300E and larger devices support the LVDS interface for data pins up to 155 Mbit per channel; EP20K400E devices and larger with an X-suffix on the ordering code add a serializer/deserializer circuit and PLL for higher-speed support.

Each bank can support multiple standards with the same VCCIO for output pins. Each bank can support one voltage-referenced I/O standard, but it can support multiple I/O standards with the same VCCIO voltage level. For example, when VCCIO is 3.3 V, a bank can support LVTTL, LVCMOS, 3.3-V PCI, and SSTL-3 for inputs and outputs.

When the LVDS banks are not used as LVDS I/O banks, they support all of the other I/O standards. Figure 29 shows the arrangement of the APEX 20KE I/O banks.



Figure 29. APEX 20KE I/O Banks

Notes to Figure 29:

- For more information on placing I/O pins in LVDS blocks, refer to the Guidelines for Using LVDS Blocks section in Application Note 120 (Using LVDS in APEX 20KE Devices).
- (2) If the LVDS input and output blocks are not used for LVDS, they can support all of the I/O standards and can be used as input, output, or bidirectional pins with V_{CCIO} set to 3.3 V, 2.5 V, or 1.8 V.

Power Sequencing & Hot Socketing

Because APEX 20K and APEX 20KE devices can be used in a mixedvoltage environment, they have been designed specifically to tolerate any possible power-up sequence. Therefore, the V_{CCIO} and V_{CCINT} power supplies may be powered in any order.

For more information, please refer to the "Power Sequencing Considerations" section in the *Configuring APEX 20KE & APEX 20KC Devices* chapter of the *Configuration Devices Handbook*.

Signals can be driven into APEX 20K devices before and during power-up without damaging the device. In addition, APEX 20K devices do not drive out during power-up. Once operating conditions are reached and the device is configured, APEX 20K and APEX 20KE devices operate as specified by the user.

For designs that require both a multiplied and non-multiplied clock, the clock trace on the board can be connected to CLK2p. Table 14 shows the combinations supported by the ClockLock and ClockBoost circuitry. The CLK2p pin can feed both the ClockLock and ClockBoost circuitry in the APEX 20K device. However, when both circuits are used, the other clock pin (CLK1p) cannot be used.

Table 14. Multiplication Factor Combi	Table 14. Multiplication Factor Combinations						
Clock 1	Clock 2						
×1	×1						
×1, ×2	×2						
×1, ×2, ×4	×4						

APEX 20KE ClockLock Feature

APEX 20KE devices include an enhanced ClockLock feature set. These devices include up to four PLLs, which can be used independently. Two PLLs are designed for either general-purpose use or LVDS use (on devices that support LVDS I/O pins). The remaining two PLLs are designed for general-purpose use. The EP20K200E and smaller devices have two PLLs; the EP20K300E and larger devices have four PLLs.

The following sections describe some of the features offered by the APEX 20KE PLLs.

External PLL Feedback

The ClockLock circuit's output can be driven off-chip to clock other devices in the system; further, the feedback loop of the PLL can be routed off-chip. This feature allows the designer to exercise fine control over the I/O interface between the APEX 20KE device and another high-speed device, such as SDRAM.

Clock Multiplication

The APEX 20KE ClockBoost circuit can multiply or divide clocks by a programmable number. The clock can be multiplied by $m/(n \times k)$ or $m/(n \times v)$, where *m* and *k* range from 2 to 160, and *n* and *v* range from 1 to 16. Clock multiplication and division can be used for time-domain multiplexing and other functions, which can reduce design LE requirements.

Figure 39. ESB Synchronous Timing Waveforms



ESB Synchronous Write (ESB Output Registers Used)



Figure 40 shows the timing model for bidirectional I/O pin timing.

Table 43. EP20K100 External Timing Parameters											
Symbol	-1 Spe	ed Grade	-2 Spe	ed Grade	-3 Spee	-3 Speed Grade					
	Min	Мах	Min	Max	Min	Max					
t _{INSU} (1)	2.3		2.8		3.2		ns				
t _{INH} (1)	0.0		0.0		0.0		ns				
t _{OUTCO} (1)	2.0	4.5	2.0	4.9	2.0	6.6	ns				
t _{INSU} (2)	1.1		1.2		-		ns				
t _{INH} (2)	0.0		0.0		-		ns				
t _{OUTCO} (2)	0.5	2.7	0.5	3.1	_	4.8	ns				

Table 44. EP20K100 External Bidirectional Timing Parameters										
Symbol	-1 Spe	ed Grade	-2 Spe	ed Grade	-3 Spe	-3 Speed Grade				
	Min	Мах	Min	Max	Min	Max				
t _{INSUBIDIR} (1)	2.3		2.8		3.2		ns			
t _{INHBIDIR} (1)	0.0		0.0		0.0		ns			
t _{OUTCOBIDIR}	2.0	4.5	2.0	4.9	2.0	6.6	ns			
t _{XZBIDIR} (1)		5.0		5.9		6.9	ns			
t _{ZXBIDIR} (1)		5.0		5.9		6.9	ns			
t _{INSUBIDIR} (2)	1.0		1.2		-		ns			
t _{inhbidir} (2)	0.0		0.0		-		ns			
toutcobidir <i>(2)</i>	0.5	2.7	0.5	3.1	-	-	ns			
t _{XZBIDIR} (2)		4.3		5.0		-	ns			
t _{ZXBIDIR} (2)		4.3		5.0		-	ns			

Table 45. EP20K200 External Timing Parameters										
Symbol	Symbol -1 Speed Grade		-2 Spe	-2 Speed Grade -3 Sp			Unit			
	Min	Max	Min	Мах	Min	Мах				
t _{INSU} (1)	1.9		2.3		2.6		ns			
t _{INH} (1)	0.0		0.0		0.0		ns			
t _{OUTCO} (1)	2.0	4.6	2.0	5.6	2.0	6.8	ns			
t _{INSU} (2)	1.1		1.2		-		ns			
t _{INH} (2)	0.0		0.0		-		ns			
t _{оитсо} <i>(2)</i>	0.5	2.7	0.5	3.1	-	-	ns			

Table 46. EP20K200 External Bidirectional Timing Parameters											
Symbol	-1 Spee	d Grade	-2 Spe	ed Grade	-3 Spe	-3 Speed Grade					
	Min	Max	Min	Max	Min	Max					
t _{INSUBIDIR} (1)	1.9		2.3		2.6		ns				
t _{INHBIDIR} (1)	0.0		0.0		0.0		ns				
t _{OUTCOBIDIR} (1)	2.0	4.6	2.0	5.6	2.0	6.8	ns				
t _{XZBIDIR} (1)		5.0		5.9		6.9	ns				
t _{ZXBIDIR} (1)		5.0		5.9		6.9	ns				
t _{INSUBIDIR} (2)	1.1		1.2		-		ns				
t _{INHBIDIR} (2)	0.0		0.0		-		ns				
t _{OUTCOBIDIR} (2)	0.5	2.7	0.5	3.1	-	-	ns				
t _{XZBIDIR} (2)		4.3		5.0		-	ns				
t _{ZXBIDIR} (2)		4.3		5.0		-	ns				

Table 47. EP20K400 External Timing Parameters

Symbol	-1 Speed Grade		-2 Spee	ed Grade	d Grade -3 Speed		Unit		
	Min	Max	Min	Max	Min	Max			
t _{INSU} (1)	1.4		1.8		2.0		ns		
t _{INH} (1)	0.0		0.0		0.0		ns		
t _{OUTCO} (1)	2.0	4.9	2.0	6.1	2.0	7.0	ns		
t _{INSU} (2)	0.4		1.0		-		ns		
t _{INH} (2)	0.0		0.0		-		ns		
t _{OUTCO} (2)	0.5	3.1	0.5	4.1	-	-	ns		

Table 48. EP20K400 External Bidirectional Timing Parameters

Symbol	-1 Spee	d Grade	-2 Spee	d Grade	-3 Speed Grade		Unit
	Min	Max	Min	Max	Min	Max	
t _{INSUBIDIR} (1)	1.4		1.8		2.0		ns
t _{INHBIDIR} (1)	0.0		0.0		0.0		ns
t _{OUTCOBIDIR} (1)	2.0	4.9	2.0	6.1	2.0	7.0	ns
t _{XZBIDIR} (1)		7.3		8.9		10.3	ns
t _{ZXBIDIR} (1)		7.3		8.9		10.3	ns
t _{INSUBIDIR} (2)	0.5		1.0		-		ns
t _{INHBIDIR} (2)	0.0		0.0		-		ns
t _{OUTCOBIDIR} (2)	0.5	3.1	0.5	4.1	-	-	ns
t _{XZBIDIR} (2)		6.2		7.6		-	ns
t _{ZXBIDIR} (2)		6.2		7.6		_	ns

Altera Corporation

Notes to Tables 43 through 48:

- (1) This parameter is measured without using ClockLock or ClockBoost circuits.
- (2) This parameter is measured using ClockLock or ClockBoost circuits.

Tables 49 through 54 describe f_{MAX} LE Timing Microparameters, f_{MAX} ESB Timing Microparameters, f_{MAX} Routing Delays, Minimum Pulse Width Timing Parameters, External Timing Parameters, and External Bidirectional Timing Parameters for EP20K30E APEX 20KE devices.

Table 49. EP20K30E f _{MAX} LE Timing Microparameters											
Symbol	-1			-2		3	Unit				
	Min	Max	Min	Max	Min	Max					
t _{SU}	0.01		0.02		0.02		ns				
t _H	0.11		0.16		0.23		ns				
t _{CO}		0.32		0.45		0.67	ns				
t _{LUT}		0.85		1.20		1.77	ns				

Table 60. EP20K60E External Bidirectional Timing Parameters										
Symbol	-	1	-:	2	-	3	Unit			
	Min	Max	Min	Max	Min	Max				
t _{insubidir}	2.77		2.91		3.11		ns			
t _{inhbidir}	0.00		0.00		0.00		ns			
t _{outcobidir}	2.00	4.84	2.00	5.31	2.00	5.81	ns			
t _{xzbidir}		6.47		7.44		8.65	ns			
t _{zxbidir}		6.47		7.44		8.65	ns			
t _{insubidirpll}	3.44		3.24		-		ns			
t _{inhbidirpll}	0.00		0.00		-		ns			
t _{outcobidirpll}	0.50	3.37	0.50	3.69	-	-	ns			
t _{XZBIDIRPLL}		5.00		5.82		-	ns			
t _{ZXBIDIRPLL}		5.00		5.82		-	ns			

Tables 61 through 66 describe f_{MAX} LE Timing Microparameters, f_{MAX} ESB Timing Microparameters, f_{MAX} Routing Delays, Minimum Pulse Width Timing Parameters, External Timing Parameters, and External Bidirectional Timing Parameters for EP20K100E APEX 20KE devices.

Table 61. EP20K100E f _{MAX} LE Timing Microparameters											
Symbol	Symbol -1			-2	-	3	Unit				
	Min	Max	Min	Max	Min	Max					
t _{SU}	0.25		0.25		0.25		ns				
t _H	0.25		0.25		0.25		ns				
t _{CO}		0.28		0.28		0.34	ns				
t _{LUT}		0.80		0.95		1.13	ns				

Tables 85 through 90 describe f_{MAX} LE Timing Microparameters, f_{MAX} ESB Timing Microparameters, f_{MAX} Routing Delays, Minimum Pulse Width Timing Parameters, External Timing Parameters, and External Bidirectional Timing Parameters for EP20K400E APEX 20KE devices.

Table 85. EP20K400E f _{MAX} LE Timing Microparameters											
Symbol	-1 Spec	-1 Speed Grade		-2 Speed Grade		-3 Speed Grade					
	Min	Max	Min	Max	Min	Max					
t _{SU}	0.23		0.23		0.23		ns				
t _H	0.23		0.23		0.23		ns				
t _{CO}		0.25		0.29		0.32	ns				
t _{LUT}		0.70		0.83		1.01	ns				

APEX 20K Programmable Logic Device Family Data Sheet

Table 87. EP20K400E f _{MAX} Routing Delays											
Symbol	Symbol -1 Speed		-2 Spe	ed Grade	d Grade -3 Speed Grade						
	Min	Max	Min	Max	Min	Max					
t _{F1-4}		0.25		0.25		0.26	ns				
t _{F5-20}		1.01		1.12		1.25	ns				
t _{F20+}		3.71		3.92		4.17	ns				

Symbol	-1 Spee	-1 Speed Grade		-2 Speed Grade		-3 Speed Grade		
	Min	Max	Min	Max	Min	Max		
t _{CH}	1.36		2.22		2.35		ns	
t _{CL}	1.36		2.26		2.35		ns	
t _{CLRP}	0.18		0.18		0.19		ns	
t _{PREP}	0.18		0.18		0.19		ns	
t _{ESBCH}	1.36		2.26		2.35		ns	
t _{ESBCL}	1.36		2.26		2.35		ns	
t _{ESBWP}	1.17		1.38		1.56		ns	
t _{ESBRP}	0.94		1.09		1.25		ns	

Table 89. EP20K400E External Timing Parameters											
Symbol	-1 Spee	-1 Speed Grade		-2 Speed Grade		-3 Speed Grade					
	Min	Max	Min	Max	Min	Max					
t _{INSU}	2.51		2.64		2.77		ns				
t _{INH}	0.00		0.00		0.00		ns				
t _{outco}	2.00	5.25	2.00	5.79	2.00	6.32	ns				
t _{insupll}	3.221		3.38		-		ns				
t _{INHPLL}	0.00		0.00		-		ns				
t _{outcopll}	0.50	2.25	0.50	2.45	-	-	ns				

Г

APEX 20K Programmable Logic Device Family Data Sheet

Table 99. EP20K1000E f _{MAX} Routing Delays											
Symbol	-1 Spe	ed Grade	-2 Spe	ed Grade -3 Speed Grade		d Grade	Unit				
	Min	Max	Min	Max	Min	Max					
t _{F1-4}		0.27		0.27		0.27	ns				
t _{F5-20}		1.45		1.63		1.75	ns				
t _{F20+}		4.15		4.33		4.97	ns				

Table 100. EP20K1000E Minimum Pulse Width Timing Parameters											
Symbol	-1 Spee	d Grade	-2 Spee	-2 Speed Grade		l Grade	Unit				
	Min	Max	Min	Max	Min	Max					
t _{CH}	1.25		1.43		1.67		ns				
t _{CL}	1.25		1.43		1.67		ns				
t _{CLRP}	0.20		0.20		0.20		ns				
t _{PREP}	0.20		0.20		0.20		ns				
t _{ESBCH}	1.25		1.43		1.67		ns				
t _{ESBCL}	1.25		1.43		1.67		ns				
t _{ESBWP}	1.28		1.51		1.65		ns				
t _{ESBRP}	1.11		1.29		1.41		ns				

Table 101. EP20K1000E External Timing Parameters											
Symbol	-1 Spee	-1 Speed Grade		-2 Speed Grade		-3 Speed Grade					
	Min	Max	Min	Max	Min	Max					
t _{INSU}	2.70		2.84		2.97		ns				
t _{INH}	0.00		0.00		0.00		ns				
t _{outco}	2.00	5.75	2.00	6.33	2.00	6.90	ns				
t _{INSUPLL}	1.64		2.09		-		ns				
t _{INHPLL}	0.00		0.00		-		ns				
t _{outcopll}	0.50	2.25	0.50	2.99	-	-	ns				

Table 106. EP20K1500E Minimum Pulse Width Timing Parameters											
Symbol	-1 Spee	d Grade	-2 Spee	-2 Speed Grade		Grade	Unit				
	Min	Max	Min	Max	Min	Max					
t _{CH}	1.25		1.43		1.67		ns				
t _{CL}	1.25		1.43		1.67		ns				
t _{CLRP}	0.20		0.20		0.20		ns				
t _{PREP}	0.20		0.20		0.20		ns				
t _{ESBCH}	1.25		1.43		1.67		ns				
t _{ESBCL}	1.25		1.43		1.67		ns				
t _{ESBWP}	1.28		1.51		1.65		ns				
t _{ESBRP}	1.11		1.29		1.41		ns				

Table 107. EP20K1500E External Timing Parameters											
Symbol	-1 Speed Grade		-2 Spee	-2 Speed Grade		l Grade	Unit				
	Min	Max	Min	Max	Min	Max					
t _{INSU}	3.09		3.30		3.58		ns				
t _{INH}	0.00		0.00		0.00		ns				
tоитсо	2.00	6.18	2.00	6.81	2.00	7.36	ns				
tINSUPLL	1.94		2.08		-		ns				
t _{INHPLL}	0.00		0.00		-		ns				
toutcopll	0.50	2.67	0.50	2.99	-	-	ns				

Table 108. EP20K1500E External Bidirectional Timing Parameters											
Symbol	-1 Speed Grade		-2 Spee	d Grade	-3 Spec	Unit					
	Min	Max	Min	Max	Min	Max					
t _{insubidir}	3.47		3.68		3.99		ns				
t _{inhbidir}	0.00		0.00		0.00		ns				
toutcobidir	2.00	6.18	2.00	6.81	2.00	7.36	ns				
t _{XZBIDIR}		6.91		7.62		8.38	ns				
t _{ZXBIDIR}		6.91		7.62		8.38	ns				
t _{insubidirpll}	3.05		3.26				ns				
t _{inhbidirpll}	0.00		0.00				ns				
t _{outcobidirpll}	0.50	2.67	0.50	2.99			ns				
t _{XZBIDIRPLL}		3.41		3.80			ns				
t _{ZXBIDIRPLL}		3.41		3.80			ns				

Tables 109 and 110 show selectable I/O standard input and output delays for APEX 20KE devices. If you select an I/O standard input or output delay other than LVCMOS, add or subtract the selected speed grade to or from the LVCMOS value.

Table 109. Selectable I/O Standard Input Delays										
Symbol	-1 Spee	ed Grade	-2 Spec	ed Grade	-3 Speed Grade		Unit			
	Min	Max	Min	Max	Min	Max	Min			
LVCMOS		0.00		0.00		0.00	ns			
LVTTL		0.00		0.00		0.00	ns			
2.5 V		0.00		0.04		0.05	ns			
1.8 V		-0.11		0.03		0.04	ns			
PCI		0.01		0.09		0.10	ns			
GTL+		-0.24		-0.23		-0.19	ns			
SSTL-3 Class I		-0.32		-0.21		-0.47	ns			
SSTL-3 Class II		-0.08		0.03		-0.23	ns			
SSTL-2 Class I		-0.17		-0.06		-0.32	ns			
SSTL-2 Class II		-0.16		-0.05		-0.31	ns			
LVDS		-0.12		-0.12		-0.12	ns			
CTT		0.00		0.00		0.00	ns			
AGP		0.00		0.00		0.00	ns			

Г