# E·XFL

### Intel - EP20K600EBI652-2X Datasheet



Welcome to <u>E-XFL.COM</u>

### Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

### Details

Details	
Product Status	Obsolete
Number of LABs/CLBs	2432
Number of Logic Elements/Cells	24320
Total RAM Bits	311296
Number of I/O	488
Number of Gates	1537000
Voltage - Supply	1.71V ~ 1.89V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 100°C (TJ)
Package / Case	652-BBGA
Supplier Device Package	652-BGA (45x45)
Purchase URL	https://www.e-xfl.com/product-detail/intel/ep20k600ebi652-2x

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Each LE has two outputs that drive the local, MegaLAB, or FastTrack Interconnect routing structure. Each output can be driven independently by the LUT's or register's output. For example, the LUT can drive one output while the register drives the other output. This feature, called register packing, improves device utilization because the register and the LUT can be used for unrelated functions. The LE can also drive out registered and unregistered versions of the LUT output.

The APEX 20K architecture provides two types of dedicated high-speed data paths that connect adjacent LEs without using local interconnect paths: carry chains and cascade chains. A carry chain supports high-speed arithmetic functions such as counters and adders, while a cascade chain implements wide-input functions such as equality comparators with minimum delay. Carry and cascade chains connect LEs 1 through 10 in an LAB and all LABs in the same MegaLAB structure.

### Carry Chain

The carry chain provides a very fast carry-forward function between LEs. The carry-in signal from a lower-order bit drives forward into the higherorder bit via the carry chain, and feeds into both the LUT and the next portion of the carry chain. This feature allows the APEX 20K architecture to implement high-speed counters, adders, and comparators of arbitrary width. Carry chain logic can be created automatically by the Quartus II software Compiler during design processing, or manually by the designer during design entry. Parameterized functions such as library of parameterized modules (LPM) and DesignWare functions automatically take advantage of carry chains for the appropriate functions.

The Quartus II software Compiler creates carry chains longer than ten LEs by linking LABs together automatically. For enhanced fitting, a long carry chain skips alternate LABs in a MegaLAB<sup>™</sup> structure. A carry chain longer than one LAB skips either from an even-numbered LAB to the next even-numbered LAB, or from an odd-numbered LAB to the next odd-numbered LAB. For example, the last LE of the first LAB in the upper-left MegaLAB structure carries to the first LE of the third LAB in the MegaLAB structure.

Figure 6 shows how an *n*-bit full adder can be implemented in n + 1 LEs with the carry chain. One portion of the LUT generates the sum of two bits using the input signals and the carry-in signal; the sum is routed to the output of the LE. The register can be bypassed for simple adders or used for accumulator functions. Another portion of the LUT and the carry chain logic generates the carry-out signal, which is routed directly to the carry-in signal of the next-higher-order bit. The final carry-out signal is routed to an LE, where it is driven onto the local, MegaLAB, or FastTrack Interconnect routing structures.



Figure 6. APEX 20K Carry Chain



Figure 10. FastTrack Connection to Local Interconnect

Figure 11 shows the intersection of a row and column interconnect, and how these forms of interconnects and LEs drive each other.



Figure 11. Driving the FastTrack Interconnect

APEX 20KE devices include an enhanced interconnect structure for faster routing of input signals with high fan-out. Column I/O pins can drive the FastRow<sup>™</sup> interconnect, which routes signals directly into the local interconnect without having to drive through the MegaLAB interconnect. FastRow lines traverse two MegaLAB structures. Also, these pins can drive the local interconnect directly for fast setup times. On EP20K300E and larger devices, the FastRow interconnect drives the two MegaLABs in the top left corner, the two MegaLABs in the top right corner, the two MegaLABS in the bottom left corner, and the two MegaLABs in the bottom right corner. On EP20K200E and smaller devices, FastRow interconnect drives the two MegaLABs on the top and the two MegaLABs on the bottom of the device. On all devices, the FastRow interconnect drives all local interconnect in the appropriate MegaLABs except the local interconnect on the side of the MegaLAB opposite the ESB. Pins using the FastRow interconnect achieve a faster set-up time, as the signal does not need to use a MegaLAB interconnect line to reach the destination LE. Figure 12 shows the FastRow interconnect.



### Figure 22. ESB in Single-Port Mode Note (1)

### Notes to Figure 22:

All registers can be asynchronously cleared by ESB local interconnect signals, global signals, or the chip-wide reset.
APEX 20KE devices have four dedicated clocks.

### **Content-Addressable Memory**

In APEX 20KE devices, the ESB can implement CAM. CAM can be thought of as the inverse of RAM. When read, RAM outputs the data for a given address. Conversely, CAM outputs an address for a given data word. For example, if the data FA12 is stored in address 14, the CAM outputs 14 when FA12 is driven into it.

CAM is used for high-speed search operations. When searching for data within a RAM block, the search is performed serially. Thus, finding a particular data word can take many cycles. CAM searches all addresses in parallel and outputs the address storing a particular word. When a match is found, a match flag is set high. Figure 23 shows the CAM block diagram.



### Figure 23. APEX 20KE CAM Block Diagram

CAM can be used in any application requiring high-speed searches, such as networking, communications, data compression, and cache management.

The APEX 20KE on-chip CAM provides faster system performance than traditional discrete CAM. Integrating CAM and logic into the APEX 20KE device eliminates off-chip and on-chip delays, improving system performance.

When in CAM mode, the ESB implements 32-word, 32-bit CAM. Wider or deeper CAM can be implemented by combining multiple CAMs with some ancillary logic implemented in LEs. The Quartus II software combines ESBs and LEs automatically to create larger CAMs.

CAM supports writing "don't care" bits into words of the memory. The "don't-care" bit can be used as a mask for CAM comparisons; any bit set to "don't-care" has no effect on matches.

The output of the CAM can be encoded or unencoded. When encoded, the ESB outputs an encoded address of the data's location. For instance, if the data is located in address 12, the ESB output is 12. When unencoded, the ESB uses its 16 outputs to show the location of the data over two clock cycles. In this case, if the data is located in address 12, the 12th output line goes high. When using unencoded outputs, two clock cycles are required to read the output because a 16-bit output bus is used to show the status of 32 words.

The encoded output is better suited for designs that ensure duplicate data is not written into the CAM. If duplicate data is written into two locations, the CAM's output will be incorrect. If the CAM may contain duplicate data, the unencoded output is a better solution; CAM with unencoded outputs can distinguish multiple data locations.

CAM can be pre-loaded with data during configuration, or it can be written during system operation. In most cases, two clock cycles are required to write each word into CAM. When "don't-care" bits are used, a third clock cycle is required.



### Figure 29. APEX 20KE I/O Banks

#### Notes to Figure 29:

- For more information on placing I/O pins in LVDS blocks, refer to the Guidelines for Using LVDS Blocks section in Application Note 120 (Using LVDS in APEX 20KE Devices).
- (2) If the LVDS input and output blocks are not used for LVDS, they can support all of the I/O standards and can be used as input, output, or bidirectional pins with V<sub>CCIO</sub> set to 3.3 V, 2.5 V, or 1.8 V.

### Power Sequencing & Hot Socketing

Because APEX 20K and APEX 20KE devices can be used in a mixedvoltage environment, they have been designed specifically to tolerate any possible power-up sequence. Therefore, the  $V_{CCIO}$  and  $V_{CCINT}$  power supplies may be powered in any order.

For more information, please refer to the "Power Sequencing Considerations" section in the *Configuring APEX 20KE & APEX 20KC Devices* chapter of the *Configuration Devices Handbook*.

Signals can be driven into APEX 20K devices before and during power-up without damaging the device. In addition, APEX 20K devices do not drive out during power-up. Once operating conditions are reached and the device is configured, APEX 20K and APEX 20KE devices operate as specified by the user.

Table 15. Al	Table 15. APEX 20K ClockLock & ClockBoost Parameters for -1 Speed-Grade Devices (Part 2 of 2)									
Symbol	Parameter	Min	Max	Unit						
t <sub>SKEW</sub>	Skew delay between related ClockLock/ClockBoost-generated clocks		500	ps						
t <sub>JITTER</sub>	Jitter on ClockLock/ClockBoost-generated clock (5)		200	ps						
t <sub>INCLKSTB</sub>	Input clock stability (measured between adjacent clocks)		50	ps						

Notes to Table 15:

- (1) The PLL input frequency range for the EP20K100-1X device for 1x multiplication is 25 MHz to 175 MHz.
- (2) All input clock specifications must be met. The PLL may not lock onto an incoming clock if the clock specifications are not met, creating an erroneous clock within the device.
- (3) During device configuration, the ClockLock and ClockBoost circuitry is configured first. If the incoming clock is supplied during configuration, the ClockLock and ClockBoost circuitry locks during configuration, because the lock time is less than the configuration time.
- (4) The jitter specification is measured under long-term observation.
- (5) If the input clock stability is 100 ps,  $t_{JITTER}$  is 250 ps.

# Table 16 summarizes the APEX 20K ClockLock and ClockBoost parameters for -2 speed grade devices.

Symbol	Parameter	Min	Max	Unit
f <sub>OUT</sub>	Output frequency	25	170	MHz
f <sub>CLK1</sub>	Input clock frequency (ClockBoost clock multiplication factor equals 1)	25	170	MHz
f <sub>CLK2</sub>	Input clock frequency (ClockBoost clock multiplication factor equals 2)	16	80	MHz
f <sub>CLK4</sub>	Input clock frequency (ClockBoost clock multiplication factor equals 4)	10	34	MHz
t <sub>OUTDUTY</sub>	Duty cycle for ClockLock/ClockBoost-generated clock	40	60	%
f <sub>CLKDEV</sub>	Input deviation from user specification in the Quartus II software (ClockBoost clock multiplication factor equals one) (1)		25,000 (2)	PPM
t <sub>R</sub>	Input rise time		5	ns
t <sub>F</sub>	Input fall time		5	ns
t <sub>LOCK</sub>	Time required for ClockLock/ ClockBoost to acquire lock (3)		10	μs
t <sub>SKEW</sub>	Skew delay between related ClockLock/ ClockBoost- generated clock	500	500	ps
t <sub>JITTER</sub>	Jitter on ClockLock/ ClockBoost-generated clock (4)		200	ps
t <sub>INCLKSTB</sub>	Input clock stability (measured between adjacent clocks)		50	ps

### Table 16. APEX 20K ClockLock & ClockBoost Parameters for -2 Speed Grade Devices

### Notes to Table 16:

- (1) To implement the ClockLock and ClockBoost circuitry with the Quartus II software, designers must specify the input frequency. The Quartus II software tunes the PLL in the ClockLock and ClockBoost circuitry to this frequency. The *f<sub>CLKDEV</sub>* parameter specifies how much the incoming clock can differ from the specified frequency during device operation. Simulation does not reflect this parameter.
- (2) Twenty-five thousand parts per million (PPM) equates to 2.5% of input clock period.
- (3) During device configuration, the ClockLock and ClockBoost circuitry is configured before the rest of the device. If the incoming clock is supplied during configuration, the ClockLock and ClockBoost circuitry locks during configuration because the t<sub>LOCK</sub> value is less than the time required for configuration.
- (4) The  $t_{IITTER}$  specification is measured under long-term observation.

Tables 17 and 18 summarize the ClockLock and ClockBoost parameters for APEX 20KE devices.

Table 17. APEX 20KE ClockLock & ClockBoost Parameters   Note (1)											
Symbol	Parameter	Conditions	Min	Тур	Max	Unit					
t <sub>R</sub>	Input rise time				5	ns					
t <sub>F</sub>	Input fall time				5	ns					
t <sub>INDUTY</sub>	Input duty cycle		40		60	%					
t <sub>INJITTER</sub>	Input jitter peak-to-peak				2% of input period	peak-to- peak					
	Jitter on ClockLock or ClockBoost- generated clock				0.35% of output period	RMS					
t <sub>outduty</sub>	Duty cycle for ClockLock or ClockBoost-generated clock		45		55	%					
t <sub>LOCK</sub> <i>(2)<sub>,</sub> (3)</i>	Time required for ClockLock or ClockBoost to acquire lock				40	μs					

Table 18. /	APEX 20KE Clock Input & (	Output Parameters	(Part 2	of 2) Note	e (1)		
Symbol	Parameter	I/O Standard	-1X Spe	ed Grade	-2X Speed	-2X Speed Grade	
			Min	Max	Min	Max	
f <sub>IN</sub>	Input clock frequency	3.3-V LVTTL	1.5	290	1.5	257	MHz
		2.5-V LVTTL	1.5	281	1.5	250	MHz
		1.8-V LVTTL	1.5	272	1.5	243	MHz
		GTL+	1.5	303	1.5	261	MHz
		SSTL-2 Class I	1.5	291	1.5	253	MHz
		SSTL-2 Class II	1.5	291	1.5	253	MHz
		SSTL-3 Class I	1.5	300	1.5	260	MHz
		SSTL-3 Class II	1.5	300	1.5	260	MHz
		LVDS	1.5	420	1.5	350	MHz

### Notes to Tables 17 and 18:

 All input clock specifications must be met. The PLL may not lock onto an incoming clock if the clock specifications are not met, creating an erroneous clock within the device.

- (2) The maximum lock time is 40 µs or 2000 input clock cycles, whichever occurs first.
- (3) Before configuration, the PLL circuits are disable and powered down. During configuration, the PLLs are still disabled. The PLLs begin to lock once the device is in the user mode. If the clock enable feature is used, lock begins once the CLKLK\_ENA pin goes high in user mode.
- (4) The PLL VCO operating range is 200 MHz ð f<sub>VCO</sub> ð 840 MHz for LVDS mode.

# SignalTap Embedded Logic Analyzer

APEX 20K devices include device enhancements to support the SignalTap embedded logic analyzer. By including this circuitry, the APEX 20K device provides the ability to monitor design operation over a period of time through the IEEE Std. 1149.1 (JTAG) circuitry; a designer can analyze internal logic at speed without bringing internal signals to the I/O pins. This feature is particularly important for advanced packages such as FineLine BGA packages because adding a connection to a pin during the debugging process can be difficult after a board is designed and manufactured. P

For DC Operating Specifications on APEX 20KE I/O standards, please refer to *Application Note 117 (Using Selectable I/O Standards in Altera Devices).* 

Table 30. APEX 20KE Device Capacitance Note (15)											
Symbol	Parameter	Conditions	Min	Max	Unit						
C <sub>IN</sub>	Input capacitance	V <sub>IN</sub> = 0 V, f = 1.0 MHz		8	pF						
CINCLK	Input capacitance on dedicated clock pin	V <sub>IN</sub> = 0 V, f = 1.0 MHz		12	pF						
C <sub>OUT</sub>	Output capacitance	V <sub>OUT</sub> = 0 V, f = 1.0 MHz		8	pF						

### Notes to Tables 27 through 30:

- (1) See the Operating Requirements for Altera Devices Data Sheet.
- (2) Minimum DC input is -0.5 V. During transitions, the inputs may undershoot to -2.0 V or overshoot to 5.75 V for input currents less than 100 mA and periods shorter than 20 ns.
- (3) Numbers in parentheses are for industrial-temperature-range devices.
- (4) Maximum  $V_{CC}$  rise time is 100 ms, and  $V_{CC}$  must rise monotonically.
- (5) Minimum DC input is -0.5 V. During transitions, the inputs may undershoot to -2.0 V or overshoot to the voltage shown in the following table based on input duty cycle for input currents less than 100 mA. The overshoot is dependent upon duty cycle of the signal. The DC case is equivalent to 100% duty cycle.

Vin	Max. Duty Cycle
4.0V	100% (DC)
4.1	90%

- 4.2 50%
- 4.3 30%
- 4.4 17%
- 4.5 10%
- (6) All pins, including dedicated inputs, clock, I/O, and JTAG pins, may be driven before V<sub>CCINT</sub> and V<sub>CCIO</sub> are powered.
- (7) Typical values are for  $T_A = 25^\circ$  C,  $V_{CCINT} = 1.8$  V, and  $V_{CCIO} = 1.8$  V, 2.5 V or 3.3 V.
- (8) These values are specified under the APEX 20KE device recommended operating conditions, shown in Table 24 on page 60.
- (9) Refer to Application Note 117 (Using Selectable I/O Standards in Altera Devices) for the V<sub>IH</sub>, V<sub>IL</sub>, V<sub>OH</sub>, V<sub>OL</sub>, and I<sub>I</sub> parameters when VCCIO = 1.8 V.
- (10) The APEX 20KE input buffers are compatible with 1.8-V, 2.5-V and 3.3-V (LVTTL and LVCMOS) signals. Additionally, the input buffers are 3.3-V PCI compliant. Input buffers also meet specifications for GTL+, CTT, AGP, SSTL-2, SSTL-3, and HSTL.
- (11) The I<sub>OH</sub> parameter refers to high-level TTL, PCI, or CMOS output current.
- (12) The I<sub>OL</sub> parameter refers to low-level TTL, PCI, or CMOS output current. This parameter applies to open-drain pins as well as output pins.
- (13) This value is specified for normal device operation. The value may vary during power-up.
- (14) Pin pull-up resistance values will be lower if an external source drives the pin higher than V<sub>CCIO</sub>.
- (15) Capacitance is sample-tested only.

Figure 33 shows the relationship between  $\rm V_{CCIO}$  and  $\rm V_{CCINT}$  for 3.3-V PCI compliance on APEX 20K devices.



Figure 35 shows the output drive characteristics of APEX 20KE devices.

*Note to Figure 35:*(1) These are transient (AC) currents.

## **Timing Model**

The high-performance FastTrack and MegaLAB interconnect routing resources ensure predictable performance, accurate simulation, and accurate timing analysis. This predictable performance contrasts with that of FPGAs, which use a segmented connection scheme and therefore have unpredictable performance.

Figure 39. ESB Synchronous Timing Waveforms



### ESB Synchronous Write (ESB Output Registers Used)



Figure 40 shows the timing model for bidirectional I/O pin timing.

Symbol	-1 Spee	ed Grade	-2 Spee	-2 Speed Grade		-3 Speed Grade	
	Min	Max	Min	Max	Min	Max	
t <sub>SU</sub>	0.1		0.3		0.6		ns
t <sub>H</sub>	0.5		0.8		0.9		ns
t <sub>CO</sub>		0.1		0.4		0.6	ns
t <sub>LUT</sub>		1.0		1.2		1.4	ns
t <sub>ESBRC</sub>		1.7		2.1		2.4	ns
t <sub>ESBWC</sub>		5.7		6.9		8.1	ns
t <sub>ESBWESU</sub>	3.3		3.9		4.6		ns
t <sub>ESBDATASU</sub>	2.2		2.7		3.1		ns
t <sub>ESBDATAH</sub>	0.6		0.8		0.9		ns
t <sub>ESBADDRSU</sub>	2.4		2.9		3.3		ns
t <sub>ESBDATACO1</sub>		1.3		1.6		1.8	ns
t <sub>ESBDATACO2</sub>		2.5		3.1		3.6	ns
t <sub>ESBDD</sub>		2.5		3.3		3.6	ns
t <sub>PD</sub>		2.5		3.1		3.6	ns
t <sub>PTERMSU</sub>	1.7		2.1		2.4		ns
t <sub>PTERMCO</sub>		1.0		1.2		1.4	ns
t <sub>F1-4</sub>		0.4		0.5		0.6	ns
t <sub>F5-20</sub>		2.6		2.8		2.9	ns
t <sub>F20+</sub>		3.7		3.8		3.9	ns
t <sub>CH</sub>	2.0		2.5		3.0		ns
t <sub>CL</sub>	2.0		2.5		3.0		ns
t <sub>CLRP</sub>	0.5		0.6		0.8		ns
t <sub>PREP</sub>	0.5		0.5		0.5		ns
t <sub>ESBCH</sub>	2.0		2.5		3.0		ns
t <sub>ESBCL</sub>	2.0		2.5		3.0		ns
t <sub>ESBWP</sub>	1.5		1.9		2.2		ns
t <sub>ESBRP</sub>	1.0		1.2		1.4		ns

Tables 43 through 48 show the I/O external and external bidirectional timing parameter values for EP20K100, EP20K200, and EP20K400 APEX 20K devices.

Table 50. EP20k	Table 50. EP20K30E f <sub>MAX</sub> ESB Timing Microparameters									
Symbol	-1			-2		3	Unit			
	Min	Max	Min	Max	Min	Max				
t <sub>ESBARC</sub>		2.03		2.86		4.24	ns			
t <sub>ESBSRC</sub>		2.58		3.49		5.02	ns			
t <sub>ESBAWC</sub>		3.88		5.45		8.08	ns			
t <sub>ESBSWC</sub>		4.08		5.35		7.48	ns			
t <sub>ESBWASU</sub>	1.77		2.49		3.68		ns			
t <sub>ESBWAH</sub>	0.00		0.00		0.00		ns			
t <sub>ESBWDSU</sub>	1.95		2.74		4.05		ns			
t <sub>ESBWDH</sub>	0.00		0.00		0.00		ns			
t <sub>ESBRASU</sub>	1.96		2.75		4.07		ns			
t <sub>ESBRAH</sub>	0.00		0.00		0.00		ns			
t <sub>ESBWESU</sub>	1.80		2.73		4.28		ns			
t <sub>ESBWEH</sub>	0.00		0.00		0.00		ns			
t <sub>ESBDATASU</sub>	0.07		0.48		1.17		ns			
t <sub>ESBDATAH</sub>	0.13		0.13		0.13		ns			
t <sub>ESBWADDRSU</sub>	0.30		0.80		1.64		ns			
t <sub>ESBRADDRSU</sub>	0.37		0.90		1.78		ns			
t <sub>ESBDATACO1</sub>		1.11		1.32		1.67	ns			
t <sub>ESBDATACO2</sub>		2.65		3.73		5.53	ns			
t <sub>ESBDD</sub>		3.88		5.45		8.08	ns			
t <sub>PD</sub>		1.91		2.69		3.98	ns			
t <sub>PTERMSU</sub>	1.04		1.71		2.82		ns			
t <sub>PTERMCO</sub>		1.13		1.34		1.69	ns			

# Table 51. EP20K30E f<sub>MAX</sub> Routing Delays

Symbol	-1		-1 -2		-3	Unit	
	Min	Max	Min	Max	Min	Max	
t <sub>F1-4</sub>		0.24		0.27		0.31	ns
t <sub>F5-20</sub>		1.03		1.14		1.30	ns
t <sub>F20+</sub>		1.42		1.54		1.77	ns

Tables 55 through 60 describe  $f_{MAX}$  LE Timing Microparameters,  $f_{MAX}$  ESB Timing Microparameters,  $f_{MAX}$  Routing Delays, Minimum Pulse Width Timing Parameters, External Timing Parameters, and External Bidirectional Timing Parameters for EP20K60E APEX 20KE devices.

Table 55. EP20K60E f <sub>MAX</sub> LE Timing Microparameters											
Symbol	Symbol -1			-2		-3					
	Min	Max	Min	Max	Min	Max					
t <sub>SU</sub>	0.17		0.15		0.16		ns				
t <sub>H</sub>	0.32		0.33		0.39		ns				
t <sub>CO</sub>		0.29		0.40		0.60	ns				
t <sub>LUT</sub>		0.77		1.07		1.59	ns				

Table 68. EP20K	Table 68. EP20K160E f <sub>MAX</sub> ESB Timing Microparameters								
Symbol	-	1		-2	-;	3	Unit		
	Min	Max	Min	Max	Min	Max			
t <sub>ESBARC</sub>		1.65		2.02		2.11	ns		
t <sub>ESBSRC</sub>		2.21		2.70		3.11	ns		
t <sub>ESBAWC</sub>		3.04		3.79		4.42	ns		
t <sub>ESBSWC</sub>		2.81		3.56		4.10	ns		
t <sub>ESBWASU</sub>	0.54		0.66		0.73		ns		
t <sub>ESBWAH</sub>	0.36		0.45		0.47		ns		
t <sub>ESBWDSU</sub>	0.68		0.81		0.94		ns		
t <sub>ESBWDH</sub>	0.36		0.45		0.47		ns		
t <sub>ESBRASU</sub>	1.58		1.87		2.06		ns		
t <sub>ESBRAH</sub>	0.00		0.00		0.01		ns		
t <sub>ESBWESU</sub>	1.41		1.71		2.00		ns		
t <sub>ESBWEH</sub>	0.00		0.00		0.00		ns		
t <sub>ESBDATASU</sub>	-0.02		-0.03		0.09		ns		
t <sub>ESBDATAH</sub>	0.13		0.13		0.13		ns		
t <sub>ESBWADDRSU</sub>	0.14		0.17		0.35		ns		
t <sub>ESBRADDRSU</sub>	0.21		0.27		0.43		ns		
t <sub>ESBDATACO1</sub>		1.04		1.30		1.46	ns		
t <sub>ESBDATACO2</sub>		2.15		2.70		3.16	ns		
t <sub>ESBDD</sub>		2.69		3.35		3.97	ns		
t <sub>PD</sub>		1.55		1.93		2.29	ns		
t <sub>PTERMSU</sub>	1.01		1.23		1.52		ns		
t <sub>PTERMCO</sub>		1.06		1.32		1.04	ns		

Table 82. EP20K300E Minimum Pulse Width Timing Parameters									
Symbol	-	1	-	-2	-3		Unit		
	Min	Max	Min	Max	Min	Max			
t <sub>CH</sub>	1.25		1.43		1.67		ns		
t <sub>CL</sub>	1.25		1.43		1.67		ns		
t <sub>CLRP</sub>	0.19		0.26		0.35		ns		
t <sub>PREP</sub>	0.19		0.26		0.35		ns		
t <sub>ESBCH</sub>	1.25		1.43		1.67		ns		
t <sub>ESBCL</sub>	1.25		1.43		1.67		ns		
t <sub>ESBWP</sub>	1.25		1.71		2.28		ns		
t <sub>ESBRP</sub>	1.01		1.38		1.84		ns		

Table 83. EP20K300E External Timing Parameters									
Symbol	bol -1		-2		-3		Unit		
	Min	Max	Min	Max	Min	Max			
t <sub>INSU</sub>	2.31		2.44		2.57		ns		
t <sub>INH</sub>	0.00		0.00		0.00		ns		
t <sub>outco</sub>	2.00	5.29	2.00	5.82	2.00	6.24	ns		
tINSUPLL	1.76		1.85		-		ns		
t <sub>INHPLL</sub>	0.00		0.00		-		ns		
toutcopll	0.50	2.65	0.50	2.95	-	-	ns		

Table 84. EP20K300E External Bidirectional Timing Parameters									
Symbol	-1		-:	2	-3		Unit		
	Min	Max	Min	Мах	Min	Max			
t <sub>insubidir</sub>	2.77		2.85		3.11		ns		
t <sub>inhbidir</sub>	0.00		0.00		0.00		ns		
t <sub>outcobidir</sub>	2.00	5.29	2.00	5.82	2.00	6.24	ns		
t <sub>XZBIDIR</sub>		7.59		8.30		9.09	ns		
t <sub>ZXBIDIR</sub>		7.59		8.30		9.09	ns		
t <sub>insubidirpll</sub>	2.50		2.76		-		ns		
t <sub>inhbidirpll</sub>	0.00		0.00		-		ns		
t <sub>outcobidirpll</sub>	0.50	2.65	0.50	2.95	-	-	ns		
t <sub>XZBIDIRPLL</sub>		5.00		5.43		-	ns		
t <sub>ZXBIDIRPLL</sub>		5.00		5.43		-	ns		

### APEX 20K Programmable Logic Device Family Data Sheet

Table 99. EP20K1000E f <sub>MAX</sub> Routing Delays										
Symbol	-1 Speed Grade		-2 Speed Grade		-3 Speed Grade		Unit			
	Min	Max	Min	Max	Min	Max				
t <sub>F1-4</sub>		0.27		0.27		0.27	ns			
t <sub>F5-20</sub>		1.45		1.63		1.75	ns			
t <sub>F20+</sub>		4.15		4.33		4.97	ns			

Table 100. EP20K1000E Minimum Pulse Width Timing Parameters									
Symbol	-1 Spee	d Grade	-2 Spee	d Grade	-3 Speed	Grade	Unit		
	Min	Max	Min	Max	Min	Max			
t <sub>CH</sub>	1.25		1.43		1.67		ns		
t <sub>CL</sub>	1.25		1.43		1.67		ns		
t <sub>CLRP</sub>	0.20		0.20		0.20		ns		
t <sub>PREP</sub>	0.20		0.20		0.20		ns		
t <sub>ESBCH</sub>	1.25		1.43		1.67		ns		
t <sub>ESBCL</sub>	1.25		1.43		1.67		ns		
t <sub>ESBWP</sub>	1.28		1.51		1.65		ns		
t <sub>ESBRP</sub>	1.11		1.29		1.41		ns		

Table 101. EP20K1000E External Timing Parameters									
Symbol	-1 Spee	ed Grade	-2 Spec	ed Grade	-3 Speed Grade		Unit		
	Min	Max	Min	Max	Min	Max			
t <sub>INSU</sub>	2.70		2.84		2.97		ns		
t <sub>INH</sub>	0.00		0.00		0.00		ns		
t <sub>outco</sub>	2.00	5.75	2.00	6.33	2.00	6.90	ns		
t <sub>INSUPLL</sub>	1.64		2.09		-		ns		
t <sub>INHPLL</sub>	0.00		0.00		-		ns		
t <sub>outcopll</sub>	0.50	2.25	0.50	2.99	-	-	ns		

### Version 4.1

APEX 20K Programmable Logic Device Family Data Sheet version 4.1 contains the following changes:

- *t*<sub>ESBWEH</sub> added to Figure 37 and Tables 35, 50, 56, 62, 68, 74, 86, 92, 97, and 104.
- Updated EP20K300E device internal and external timing numbers in Tables 79 through 84.