# E·XFL

## Intel - EP20K600EFC672-1 Datasheet



Welcome to <u>E-XFL.COM</u>

#### Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

## **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

## Details

Product Status	Obsolete
Number of LABs/CLBs	2432
Number of Logic Elements/Cells	24320
Total RAM Bits	311296
Number of I/O	508
Number of Gates	1537000
Voltage - Supply	1.71V ~ 1.89V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	672-BBGA
Supplier Device Package	672-FBGA (27x27)
Purchase URL	https://www.e-xfl.com/product-detail/intel/ep20k600efc672-1

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Table 2. Additiona	al APEX 20K De	vice Features	Note (1)			
Feature	EP20K300E	EP20K400	EP20K400E	EP20K600E	EP20K1000E	EP20K1500E
Maximum system gates	728,000	1,052,000	1,052,000	1,537,000	1,772,000	2,392,000
Typical gates	300,000	400,000	400,000	600,000	1,000,000	1,500,000
LEs	11,520	16,640	16,640	24,320	38,400	51,840
ESBs	72	104	104	152	160	216
Maximum RAM bits	147,456	212,992	212,992	311,296	327,680	442,368
Maximum macrocells	1,152	1,664	1,664	2,432	2,560	3,456
Maximum user I/O pins	408	502	488	588	708	808

#### Note to Tables 1 and 2:

 The embedded IEEE Std. 1149.1 Joint Test Action Group (JTAG) boundary-scan circuitry contributes up to 57,000 additional gates.

Additional Features

- Designed for low-power operation
  - 1.8-V and 2.5-V supply voltage (see Table 3)
  - MultiVolt<sup>™</sup> I/O interface support to interface with 1.8-V, 2.5-V, 3.3-V, and 5.0-V devices (see Table 3)
  - ESB offering programmable power-saving mode

Table 3. APEX 20K Supply Voltages									
Feature	Device								
	EP20K100 EP20K200 EP20K400	EP20K30E EP20K60E EP20K100E EP20K160E EP20K200E EP20K300E EP20K400E EP20K600E EP20K1000E EP20K1500E							
Internal supply voltage (V <sub>CCINT</sub> )	2.5 V	1.8 V							
MultiVolt I/O interface voltage levels (V <sub>CCIO</sub> )	2.5 V, 3.3 V, 5.0 V	1.8 V, 2.5 V, 3.3 V, 5.0 V (1)							

#### Note to Table 3:

(1) APEX 20KE devices can be 5.0-V tolerant by using an external resistor.

## Cascade Chain

With the cascade chain, the APEX 20K architecture can implement functions with a very wide fan-in. Adjacent LUTs can compute portions of a function in parallel; the cascade chain serially connects the intermediate values. The cascade chain can use a logical AND or logical OR (via De Morgan's inversion) to connect the outputs of adjacent LEs. Each additional LE provides four more inputs to the effective width of a function, with a short cascade delay. Cascade chain logic can be created automatically by the Quartus II software Compiler during design processing, or manually by the designer during design entry.

Cascade chains longer than ten LEs are implemented automatically by linking LABs together. For enhanced fitting, a long cascade chain skips alternate LABs in a MegaLAB structure. A cascade chain longer than one LAB skips either from an even-numbered LAB to the next even-numbered LAB, or from an odd-numbered LAB to the next odd-numbered LAB. For example, the last LE of the first LAB in the upper-left MegaLAB structure carries to the first LE of the third LAB in the MegaLAB structure. Figure 7 shows how the cascade function can connect adjacent LEs to form functions with a wide fan-in.



Figure 7. APEX 20K Cascade Chain

#### LAB-Wide Normal Mode (1) Clock Enable (2) Carry-In (3) Cascade-In LE-Out data1 data2 PRN 4-Input D Q LUT data3 LE-Out ENA data4 CLRN Cascade-Out LAB-Wide Arithmetic Mode Clock Enable (2) Carry-In Cascade-In LE-Out PRN data1 Q D 3-Input data2 LUT LE-Out ENA CLRN 3-Input LUT Cascade-Out Carry-Out

## Figure 8. APEX 20K LE Operating Modes





#### Notes to Figure 8:

- (1) LEs in normal mode support register packing.
- (2) There are two LAB-wide clock enables per LAB.
- (3) When using the carry-in in normal mode, the packed register feature is unavailable.
- (4) A register feedback multiplexer is available on LE1 of each LAB.
- (5) The DATA1 and DATA2 input signals can supply counter enable, up or down control, or register feedback signals for LEs other than the second LE in an LAB.
- (6) The LAB-wide synchronous clear and LAB wide synchronous load affect all registers in an LAB.

#### Normal Mode

The normal mode is suitable for general logic applications, combinatorial functions, or wide decoding functions that can take advantage of a cascade chain. In normal mode, four data inputs from the LAB local interconnect and the carry-in are inputs to a four-input LUT. The Quartus II software Compiler automatically selects the carry-in or the DATA3 signal as one of the inputs to the LUT. The LUT output can be combined with the cascade-in signal to form a cascade chain through the cascade-out signal. LEs in normal mode support packed registers.

#### **Arithmetic Mode**

The arithmetic mode is ideal for implementing adders, accumulators, and comparators. An LE in arithmetic mode uses two 3-input LUTs. One LUT computes a three-input function; the other generates a carry output. As shown in Figure 8, the first LUT uses the carry-in signal and two data inputs from the LAB local interconnect to generate a combinatorial or registered output. For example, when implementing an adder, this output is the sum of three signals: DATA1, DATA2, and carry-in. The second LUT uses the same three signals to generate a carry-out signal, thereby creating a carry chain. The arithmetic mode also supports simultaneous use of the cascade chain. LEs in arithmetic mode can drive out registered and unregistered versions of the LUT output.

The Quartus II software implements parameterized functions that use the arithmetic mode automatically where appropriate; the designer does not need to specify how the carry chain will be used.

#### **Counter Mode**

The counter mode offers clock enable, counter enable, synchronous up/down control, synchronous clear, and synchronous load options. The counter enable and synchronous up/down control signals are generated from the data inputs of the LAB local interconnect. The synchronous clear and synchronous load options are LAB-wide signals that affect all registers in the LAB. Consequently, if any of the LEs in an LAB use the counter mode, other LEs in that LAB must be used as part of the same counter or be used for a combinatorial function. The Quartus II software automatically places any registers that are not used by the counter into other LABs. Figure 11 shows the intersection of a row and column interconnect, and how these forms of interconnects and LEs drive each other.



Figure 11. Driving the FastTrack Interconnect

APEX 20KE devices include an enhanced interconnect structure for faster routing of input signals with high fan-out. Column I/O pins can drive the FastRow<sup>™</sup> interconnect, which routes signals directly into the local interconnect without having to drive through the MegaLAB interconnect. FastRow lines traverse two MegaLAB structures. Also, these pins can drive the local interconnect directly for fast setup times. On EP20K300E and larger devices, the FastRow interconnect drives the two MegaLABs in the top left corner, the two MegaLABs in the top right corner, the two MegaLABS in the bottom left corner, and the two MegaLABs in the bottom right corner. On EP20K200E and smaller devices, FastRow interconnect drives the two MegaLABs on the top and the two MegaLABs on the bottom of the device. On all devices, the FastRow interconnect drives all local interconnect in the appropriate MegaLABs except the local interconnect on the side of the MegaLAB opposite the ESB. Pins using the FastRow interconnect achieve a faster set-up time, as the signal does not need to use a MegaLAB interconnect line to reach the destination LE. Figure 12 shows the FastRow interconnect.

Table 9. APEX 20K Routing Scheme											
Source		Destination									
	Row I/O Pin	Column I/O Pin	LE	ESB	Local Interconnect	MegaLAB Interconnect	Row FastTrack Interconnect	Column FastTrack Interconnect	FastRow Interconnect		
Row I/O Pin					✓	~	~	~			
Column I/O Pin								~	✓ (1)		
LE					~	~	~	~			
ESB					<ul> <li>Image: A set of the set of the</li></ul>	~	~	~			
Local Interconnect	~	~	~	~							
MegaLAB Interconnect					~						
Row FastTrack Interconnect						~		~			
Column FastTrack Interconnect						~	~				
FastRow Interconnect					✓ (1)						

#### Note to Table 9:

(1) This connection is supported in APEX 20KE devices only.

## Product-Term Logic

The product-term portion of the MultiCore architecture is implemented with the ESB. The ESB can be configured to act as a block of macrocells on an ESB-by-ESB basis. Each ESB is fed by 32 inputs from the adjacent local interconnect; therefore, it can be driven by the MegaLAB interconnect or the adjacent LAB. Also, nine ESB macrocells feed back into the ESB through the local interconnect for higher performance. Dedicated clock pins, global signals, and additional inputs from the local interconnect drive the ESB control signals.

In product-term mode, each ESB contains 16 macrocells. Each macrocell consists of two product terms and a programmable register. Figure 13 shows the ESB in product-term mode.



#### Figure 23. APEX 20KE CAM Block Diagram

CAM can be used in any application requiring high-speed searches, such as networking, communications, data compression, and cache management.

The APEX 20KE on-chip CAM provides faster system performance than traditional discrete CAM. Integrating CAM and logic into the APEX 20KE device eliminates off-chip and on-chip delays, improving system performance.

When in CAM mode, the ESB implements 32-word, 32-bit CAM. Wider or deeper CAM can be implemented by combining multiple CAMs with some ancillary logic implemented in LEs. The Quartus II software combines ESBs and LEs automatically to create larger CAMs.

CAM supports writing "don't care" bits into words of the memory. The "don't-care" bit can be used as a mask for CAM comparisons; any bit set to "don't-care" has no effect on matches.

The output of the CAM can be encoded or unencoded. When encoded, the ESB outputs an encoded address of the data's location. For instance, if the data is located in address 12, the ESB output is 12. When unencoded, the ESB uses its 16 outputs to show the location of the data over two clock cycles. In this case, if the data is located in address 12, the 12th output line goes high. When using unencoded outputs, two clock cycles are required to read the output because a 16-bit output bus is used to show the status of 32 words.

The encoded output is better suited for designs that ensure duplicate data is not written into the CAM. If duplicate data is written into two locations, the CAM's output will be incorrect. If the CAM may contain duplicate data, the unencoded output is a better solution; CAM with unencoded outputs can distinguish multiple data locations.

CAM can be pre-loaded with data during configuration, or it can be written during system operation. In most cases, two clock cycles are required to write each word into CAM. When "don't-care" bits are used, a third clock cycle is required.



## Figure 25. APEX 20K Bidirectional I/O Registers Note (1)



#### **Altera Corporation**

## Advanced I/O Standard Support

APEX 20KE IOEs support the following I/O standards: LVTTL, LVCMOS, 1.8-V I/O, 2.5-V I/O, 3.3-V PCI, PCI-X, 3.3-V AGP, LVDS, LVPECL, GTL+, CTT, HSTL Class I, SSTL-3 Class I and II, and SSTL-2 Class I and II.



For more information on I/O standards supported by APEX 20KE devices, see *Application Note* 117 (*Using Selectable I/O Standards in Altera Devices*).

The APEX 20KE device contains eight I/O banks. In QFP packages, the banks are linked to form four I/O banks. The I/O banks directly support all standards except LVDS and LVPECL. All I/O banks can support LVDS and LVPECL with the addition of external resistors. In addition, one block within a bank contains circuitry to support high-speed True-LVDS and LVPECL inputs, and another block within a particular bank supports high-speed True-LVDS and LVPECL outputs. The LVDS blocks support all of the I/O standards. Each I/O bank has its own VCCIO pins. A single device can support 1.8-V, 2.5-V, and 3.3-V interfaces; each bank can support a different standard independently. Each bank can also use a separate V<sub>REF</sub> level so that each bank can support any of the terminated standards (such as SSTL-3) independently. Within a bank, any one of the terminated standards can be supported. EP20K300E and larger APEX 20KE devices support the LVDS interface for data pins (smaller devices support LVDS clock pins, but not data pins). All EP20K300E and larger devices support the LVDS interface for data pins up to 155 Mbit per channel; EP20K400E devices and larger with an X-suffix on the ordering code add a serializer/deserializer circuit and PLL for higher-speed support.

Each bank can support multiple standards with the same VCCIO for output pins. Each bank can support one voltage-referenced I/O standard, but it can support multiple I/O standards with the same VCCIO voltage level. For example, when VCCIO is 3.3 V, a bank can support LVTTL, LVCMOS, 3.3-V PCI, and SSTL-3 for inputs and outputs.

When the LVDS banks are not used as LVDS I/O banks, they support all of the other I/O standards. Figure 29 shows the arrangement of the APEX 20KE I/O banks.



Figure 30. Specifications for the Incoming & Generated Clocks Note (1)

#### Note to Figure 30:

(1) The tI parameter refers to the nominal input clock period; the tO parameter refers to the nominal output clock period.

Table 15 summarizes the APEX 20K ClockLock and ClockBoost parameters for -1 speed-grade devices.

Table 15. A	Table 15. APEX 20K ClockLock & ClockBoost Parameters for -1 Speed-Grade Devices (Part 1 of 2)										
Symbol	Parameter	Min	Max	Unit							
f <sub>OUT</sub>	Output frequency	25	180	MHz							
f <sub>CLK1</sub> <i>(1)</i>	Input clock frequency (ClockBoost clock multiplication factor equals 1)	25	180 (1)	MHz							
f <sub>CLK2</sub>	Input clock frequency (ClockBoost clock multiplication factor equals 2)	16	90	MHz							
f <sub>CLK4</sub>	Input clock frequency (ClockBoost clock multiplication factor equals 4)	10	48	MHz							
t <sub>outduty</sub>	Duty cycle for ClockLock/ClockBoost-generated clock	40	60	%							
f <sub>CLKDEV</sub>	Input deviation from user specification in the Quartus II software (ClockBoost clock multiplication factor equals 1) (2)		25,000 (3)	PPM							
t <sub>R</sub>	Input rise time		5	ns							
t <sub>F</sub>	Input fall time		5	ns							
t <sub>LOCK</sub>	Time required for ClockLock/ClockBoost to acquire lock (4)		10	μs							

٦

#### Notes to Table 16:

- (1) To implement the ClockLock and ClockBoost circuitry with the Quartus II software, designers must specify the input frequency. The Quartus II software tunes the PLL in the ClockLock and ClockBoost circuitry to this frequency. The *f<sub>CLKDEV</sub>* parameter specifies how much the incoming clock can differ from the specified frequency during device operation. Simulation does not reflect this parameter.
- (2) Twenty-five thousand parts per million (PPM) equates to 2.5% of input clock period.
- (3) During device configuration, the ClockLock and ClockBoost circuitry is configured before the rest of the device. If the incoming clock is supplied during configuration, the ClockLock and ClockBoost circuitry locks during configuration because the t<sub>LOCK</sub> value is less than the time required for configuration.
- (4) The  $t_{IITTER}$  specification is measured under long-term observation.

Tables 17 and 18 summarize the ClockLock and ClockBoost parameters for APEX 20KE devices.

Table 17. APEX 20KE ClockLock & ClockBoost Parameters       Note (1)										
Symbol	Parameter	Conditions	Min	Тур	Max	Unit				
t <sub>R</sub>	Input rise time				5	ns				
t <sub>F</sub>	Input fall time				5	ns				
t <sub>INDUTY</sub>	Input duty cycle		40		60	%				
t <sub>INJITTER</sub>	Input jitter peak-to-peak				2% of input period	peak-to- peak				
	Jitter on ClockLock or ClockBoost- generated clock				0.35% of output period	RMS				
t <sub>outduty</sub>	Duty cycle for ClockLock or ClockBoost-generated clock		45		55	%				
t <sub>LOCK</sub> <i>(2)<sub>,</sub> (3)</i>	Time required for ClockLock or ClockBoost to acquire lock				40	μs				

Table 18. /	Table 18. APEX 20KE Clock Input & Output Parameters       (Part 2 of 2)       Note (1)										
Symbol	Parameter	I/O Standard	-1X Spe	ed Grade	-2X Speed	Grade	Units				
			Min	Max	Min	Max					
f <sub>IN</sub>	Input clock frequency	3.3-V LVTTL	1.5	290	1.5	257	MHz				
		2.5-V LVTTL	1.5	281	1.5	250	MHz				
		1.8-V LVTTL	1.5	272	1.5	243	MHz				
		GTL+	1.5	303	1.5	261	MHz				
		SSTL-2 Class I	1.5	291	1.5	253	MHz				
		SSTL-2 Class II	1.5	291	1.5	253	MHz				
		SSTL-3 Class I	1.5	300	1.5	260	MHz				
		SSTL-3 Class II	1.5	300	1.5	260	MHz				
		LVDS	1.5	420	1.5	350	MHz				

#### Notes to Tables 17 and 18:

 All input clock specifications must be met. The PLL may not lock onto an incoming clock if the clock specifications are not met, creating an erroneous clock within the device.

- (2) The maximum lock time is 40 µs or 2000 input clock cycles, whichever occurs first.
- (3) Before configuration, the PLL circuits are disable and powered down. During configuration, the PLLs are still disabled. The PLLs begin to lock once the device is in the user mode. If the clock enable feature is used, lock begins once the CLKLK\_ENA pin goes high in user mode.
- (4) The PLL VCO operating range is 200 MHz ð f<sub>VCO</sub> ð 840 MHz for LVDS mode.

## SignalTap Embedded Logic Analyzer

APEX 20K devices include device enhancements to support the SignalTap embedded logic analyzer. By including this circuitry, the APEX 20K device provides the ability to monitor design operation over a period of time through the IEEE Std. 1149.1 (JTAG) circuitry; a designer can analyze internal logic at speed without bringing internal signals to the I/O pins. This feature is particularly important for advanced packages such as FineLine BGA packages because adding a connection to a pin during the debugging process can be difficult after a board is designed and manufactured.

Table 43. EP20K100 External Timing Parameters									
Symbol	-1 Speed Grade		-2 Spe	ed Grade	-3 Spee	-3 Speed Grade			
	Min	Мах	Min	Max	Min	Max			
t <sub>INSU</sub> (1)	2.3		2.8		3.2		ns		
t <sub>INH</sub> (1)	0.0		0.0		0.0		ns		
t <sub>OUTCO</sub> (1)	2.0	4.5	2.0	4.9	2.0	6.6	ns		
t <sub>INSU</sub> (2)	1.1		1.2		-		ns		
t <sub>INH</sub> (2)	0.0		0.0		-		ns		
t <sub>OUTCO</sub> (2)	0.5	2.7	0.5	3.1	_	4.8	ns		

Table 44. EP20K100 External Bidirectional Timing Parameters									
Symbol	-1 Spe	ed Grade	-2 Spe	ed Grade	-3 Spe	-3 Speed Grade			
	Min	Мах	Min	Max	Min	Max			
t <sub>INSUBIDIR</sub> (1)	2.3		2.8		3.2		ns		
t <sub>INHBIDIR</sub> (1)	0.0		0.0		0.0		ns		
t <sub>OUTCOBIDIR</sub>	2.0	4.5	2.0	4.9	2.0	6.6	ns		
t <sub>XZBIDIR</sub> (1)		5.0		5.9		6.9	ns		
t <sub>ZXBIDIR</sub> (1)		5.0		5.9		6.9	ns		
t <sub>INSUBIDIR</sub> (2)	1.0		1.2		-		ns		
t <sub>inhbidir</sub> (2)	0.0		0.0		-		ns		
toutcobidir <i>(2)</i>	0.5	2.7	0.5	3.1	-	-	ns		
t <sub>XZBIDIR</sub> (2)		4.3		5.0		-	ns		
t <sub>ZXBIDIR</sub> (2)		4.3		5.0		-	ns		

Table 45. EP20K200 External Timing Parameters									
Symbol	-1 Spec	-1 Speed Grade		ed Grade	-3 Spee	-3 Speed Grade			
	Min	Max	Min	Мах	Min	Мах			
t <sub>INSU</sub> (1)	1.9		2.3		2.6		ns		
t <sub>INH</sub> (1)	0.0		0.0		0.0		ns		
t <sub>OUTCO</sub> (1)	2.0	4.6	2.0	5.6	2.0	6.8	ns		
t <sub>INSU</sub> (2)	1.1		1.2		-		ns		
t <sub>INH</sub> (2)	0.0		0.0		-		ns		
t <sub>оитсо</sub> <i>(2)</i>	0.5	2.7	0.5	3.1	-	-	ns		

Table 46. EP20K200 External Bidirectional Timing Parameters									
Symbol	-1 Speed Grade		-2 Spe	ed Grade	-3 Spe	-3 Speed Grade			
	Min	Max	Min	Max	Min	Max			
t <sub>INSUBIDIR</sub> (1)	1.9		2.3		2.6		ns		
t <sub>INHBIDIR</sub> (1)	0.0		0.0		0.0		ns		
t <sub>OUTCOBIDIR</sub> (1)	2.0	4.6	2.0	5.6	2.0	6.8	ns		
t <sub>XZBIDIR</sub> (1)		5.0		5.9		6.9	ns		
t <sub>ZXBIDIR</sub> (1)		5.0		5.9		6.9	ns		
t <sub>INSUBIDIR</sub> (2)	1.1		1.2		-		ns		
t <sub>INHBIDIR</sub> (2)	0.0		0.0		-		ns		
t <sub>OUTCOBIDIR</sub> (2)	0.5	2.7	0.5	3.1	-	-	ns		
t <sub>XZBIDIR</sub> (2)		4.3		5.0		-	ns		
t <sub>ZXBIDIR</sub> (2)		4.3		5.0		-	ns		

## Table 47. EP20K400 External Timing Parameters

Symbol	nbol -1 Speed Grade		-2 Spee	ed Grade -3 Speed		l Grade	Unit		
	Min	Max	Min	Max	Min	Max			
t <sub>INSU</sub> (1)	1.4		1.8		2.0		ns		
t <sub>INH</sub> (1)	0.0		0.0		0.0		ns		
t <sub>OUTCO</sub> (1)	2.0	4.9	2.0	6.1	2.0	7.0	ns		
t <sub>INSU</sub> (2)	0.4		1.0		-		ns		
t <sub>INH</sub> (2)	0.0		0.0		-		ns		
t <sub>OUTCO</sub> (2)	0.5	3.1	0.5	4.1	-	-	ns		

Table 48. EP20K400 External Bidirectional Timing Parameters

Symbol	-1 Speed Grade		-2 Spee	d Grade	-3 Spee	ed Grade	Unit
	Min	Max	Min	Max	Min	Max	
t <sub>INSUBIDIR</sub> (1)	1.4		1.8		2.0		ns
t <sub>INHBIDIR</sub> (1)	0.0		0.0		0.0		ns
t <sub>OUTCOBIDIR</sub> (1)	2.0	4.9	2.0	6.1	2.0	7.0	ns
t <sub>XZBIDIR</sub> (1)		7.3		8.9		10.3	ns
t <sub>ZXBIDIR</sub> (1)		7.3		8.9		10.3	ns
t <sub>INSUBIDIR</sub> (2)	0.5		1.0		-		ns
t <sub>INHBIDIR</sub> (2)	0.0		0.0		-		ns
t <sub>OUTCOBIDIR</sub> (2)	0.5	3.1	0.5	4.1	-	-	ns
t <sub>XZBIDIR</sub> (2)		6.2		7.6		-	ns
t <sub>ZXBIDIR</sub> (2)		6.2		7.6		_	ns

#### **Altera Corporation**

#### Notes to Tables 43 through 48:

- (1) This parameter is measured without using ClockLock or ClockBoost circuits.
- (2) This parameter is measured using ClockLock or ClockBoost circuits.

Tables 49 through 54 describe  $f_{MAX}$  LE Timing Microparameters,  $f_{MAX}$  ESB Timing Microparameters,  $f_{MAX}$  Routing Delays, Minimum Pulse Width Timing Parameters, External Timing Parameters, and External Bidirectional Timing Parameters for EP20K30E APEX 20KE devices.

Table 49. EP20K30E f <sub>MAX</sub> LE Timing Microparameters												
Symbol	-1			-2		-3						
	Min	Max	Min	Max	Min	Max						
t <sub>SU</sub>	0.01		0.02		0.02		ns					
t <sub>H</sub>	0.11		0.16		0.23		ns					
t <sub>CO</sub>		0.32		0.45		0.67	ns					
t <sub>LUT</sub>		0.85		1.20		1.77	ns					

Tables 55 through 60 describe  $f_{MAX}$  LE Timing Microparameters,  $f_{MAX}$  ESB Timing Microparameters,  $f_{MAX}$  Routing Delays, Minimum Pulse Width Timing Parameters, External Timing Parameters, and External Bidirectional Timing Parameters for EP20K60E APEX 20KE devices.

Table 55. EP20K60E f <sub>MAX</sub> LE Timing Microparameters												
Symbol		-1	-2			Unit						
	Min	Max	Min	Max	Min	Max						
t <sub>SU</sub>	0.17		0.15		0.16		ns					
t <sub>H</sub>	0.32		0.33		0.39		ns					
t <sub>CO</sub>		0.29		0.40		0.60	ns					
t <sub>LUT</sub>		0.77		1.07		1.59	ns					

Table 56. EP20K60E f <sub>MAX</sub> ESB Timing Microparameters										
Symbol	-1			-2		3	Unit			
	Min	Max	Min	Мах	Min	Max				
t <sub>ESBARC</sub>		1.83		2.57		3.79	ns			
t <sub>ESBSRC</sub>		2.46		3.26		4.61	ns			
t <sub>ESBAWC</sub>		3.50		4.90		7.23	ns			
t <sub>ESBSWC</sub>		3.77		4.90		6.79	ns			
t <sub>ESBWASU</sub>	1.59		2.23		3.29		ns			
t <sub>ESBWAH</sub>	0.00		0.00		0.00		ns			
t <sub>ESBWDSU</sub>	1.75		2.46		3.62		ns			
t <sub>ESBWDH</sub>	0.00		0.00		0.00		ns			
t <sub>ESBRASU</sub>	1.76		2.47		3.64		ns			
t <sub>ESBRAH</sub>	0.00		0.00		0.00		ns			
t <sub>ESBWESU</sub>	1.68		2.49		3.87		ns			
t <sub>ESBWEH</sub>	0.00		0.00		0.00		ns			
t <sub>ESBDATASU</sub>	0.08		0.43		1.04		ns			
t <sub>ESBDATAH</sub>	0.13		0.13		0.13		ns			
t <sub>ESBWADDRSU</sub>	0.29		0.72		1.46		ns			
t <sub>ESBRADDRSU</sub>	0.36		0.81		1.58		ns			
t <sub>ESBDATACO1</sub>		1.06		1.24		1.55	ns			
t <sub>ESBDATACO2</sub>		2.39		3.35		4.94	ns			
t <sub>ESBDD</sub>		3.50		4.90		7.23	ns			
t <sub>PD</sub>		1.72		2.41		3.56	ns			
t <sub>PTERMSU</sub>	0.99		1.56		2.55		ns			
t <sub>PTERMCO</sub>		1.07		1.26		1.08	ns			

Tables 67 through 72 describe  $f_{MAX}$  LE Timing Microparameters,  $f_{MAX}$  ESB Timing Microparameters,  $f_{MAX}$  Routing Delays, Minimum Pulse Width Timing Parameters, External Timing Parameters, and External Bidirectional Timing Parameters for EP20K160E APEX 20KE devices.

Table 67. EP20K160E f <sub>MAX</sub> LE Timing Microparameters												
Symbol	ymbol -1		-2		-	Unit						
	Min	Max	Min	Max	Min	Max						
t <sub>SU</sub>	0.22		0.24		0.26		ns					
t <sub>H</sub>	0.22		0.24		0.26		ns					
t <sub>CO</sub>		0.25		0.31		0.35	ns					
t <sub>LUT</sub>		0.69		0.88		1.12	ns					

Table 90. EP20K400E External Bidirectional Timing Parameters											
Symbol	-1 Spee	ed Grade	-2 Spee	d Grade	-3 Spee	Unit					
	Min	Max	Min	Max	Min	Max					
t <sub>insubidir</sub>	2.93		3.23		3.44		ns				
t <sub>inhbidir</sub>	0.00		0.00		0.00		ns				
t <sub>outcobidir</sub>	2.00	5.25	2.00	5.79	2.00	6.32	ns				
t <sub>XZBIDIR</sub>		5.95		6.77		7.12	ns				
t <sub>zxbidir</sub>		5.95		6.77		7.12	ns				
t <sub>insubidirpll</sub>	4.31		4.76		-		ns				
t <sub>inhbidirpll</sub>	0.00		0.00		-		ns				
t <sub>outcobidirpll</sub>	0.50	2.25	0.50	2.45	-	-	ns				
t <sub>xzbidirpll</sub>		2.94		3.43		-	ns				
t <sub>ZXBIDIRPLL</sub>		2.94		3.43		-	ns				

Tables 91 through 96 describe  $f_{MAX}$  LE Timing Microparameters,  $f_{MAX}$  ESB Timing Microparameters,  $f_{MAX}$  Routing Delays, Minimum Pulse Width Timing Parameters, External Timing Parameters, and External Bidirectional Timing Parameters for EP20K600E APEX 20KE devices.

Table 91. EP20K600E f <sub>MAX</sub> LE Timing Microparameters												
Symbol	Symbol -1 Spee		-2 Speed Grade		-3 Speed Grade		Unit					
	Min	Max	Min	Max	Min	Max						
t <sub>SU</sub>	0.16		0.16		0.17		ns					
t <sub>H</sub>	0.29		0.33		0.37		ns					
t <sub>CO</sub>		0.65		0.38		0.49	ns					
t <sub>LUT</sub>		0.70		1.00		1.30	ns					

Т

Table 102. EP20K1000E External Bidirectional Timing Parameters											
Symbol	-1 Spee	ed Grade	-2 Spee	d Grade	-3 Spec	Unit					
	Min	Max	Min	Max	Min	Max					
t <sub>insubidir</sub>	3.22		3.33		3.51		ns				
t <sub>inhbidir</sub>	0.00		0.00		0.00		ns				
toutcobidir	2.00	5.75	2.00	6.33	2.00	6.90	ns				
t <sub>XZBIDIR</sub>		6.31		7.09		7.76	ns				
t <sub>ZXBIDIR</sub>		6.31		7.09		7.76	ns				
t <sub>INSUBIDIRPL</sub> L	3.25		3.26				ns				
t <sub>inhbidirpll</sub>	0.00		0.00				ns				
t <sub>outcobidirpll</sub>	0.50	2.25	0.50	2.99			ns				
t <sub>XZBIDIRPLL</sub>		2.81		3.80			ns				
t <sub>ZXBIDIRPLL</sub>		2.81		3.80			ns				

Tables 103 through 108 describe  $f_{MAX}$  LE Timing Microparameters,  $f_{MAX}$  ESB Timing Microparameters,  $f_{MAX}$  Routing Delays, Minimum Pulse Width Timing Parameters, External Timing Parameters, and External Bidirectional Timing Parameters for EP20K1500E APEX 20KE devices.

Table 103. EP20K1500E f <sub>MAX</sub> LE Timing Microparameters												
Symbol	Symbol -1 Speed Gr		-2 Speed Grade		-3 Speed Grade		Unit					
	Min	Max	Min	Max	Min	Max						
t <sub>SU</sub>	0.25		0.25		0.25		ns					
t <sub>H</sub>	0.25		0.25		0.25		ns					
t <sub>CO</sub>		0.28		0.32		0.33	ns					
t <sub>LUT</sub>		0.80		0.95		1.13	ns					

Т