# E·XFL

## Intel - EP20K600EFC672-1XN Datasheet



Welcome to <u>E-XFL.COM</u>

#### Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

#### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

Product Status	Obsolete
Number of LABs/CLBs	2432
Number of Logic Elements/Cells	24320
Total RAM Bits	311296
Number of I/O	508
Number of Gates	1537000
Voltage - Supply	1.71V ~ 1.89V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	672-BBGA
Supplier Device Package	672-FBGA (27x27)
Purchase URL	https://www.e-xfl.com/product-detail/intel/ep20k600efc672-1xn

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Feature	APEX 20K Devices	APFX 20KF Devices
32/64-Bit, 33-MHz PCI	grades	Full compliance in -1, -2 speed grades
32/64-Bit, 66-MHz PCI	-	Full compliance in -1 speed grade
MultiVolt I/O	2.5-V or 3.3-V V <sub>CCIO</sub>	1.8-V, 2.5-V, or 3.3-V V <sub>CCIO</sub>
	V <sub>CCIO</sub> selected for device	V <sub>CCIO</sub> selected block-by-block
	Certain devices are 5.0-V tolerant	5.0-V tolerant with use of external resistor
ClockLock support	Clock delay reduction	Clock delay reduction
	2× and 4× clock multiplication	$m/(n \times v)$ or $m/(n \times k)$ clock multiplication
		Drive ClockLock output off-chip
		External clock feedback
		ClockShift
		LVDS support
		Up to four PLLs
		ClockShift, clock phase adjustment
Dedicated clock and input pins	Six	Eight
I/O standard support	2.5-V, 3.3-V, 5.0-V I/O	1.8-V, 2.5-V, 3.3-V, 5.0-V I/O
	3.3-V PCI	2.5-V I/O
	Low-voltage complementary	3.3-V PCI and PCI-X
	metal-oxide semiconductor	3.3-V Advanced Graphics Port (AGP)
	(LVCMOS)	Center tap terminated (CTT)
	Low-voltage transistor-to-transistor	GTL+
	logic (LVTTL)	LVCMOS
		True-LVDS and LVPECL data pins
		(In EP20K300E and larger devices)
		LVDS and LVPECL signaling (in all BGA
		and FineLine BGA devices)
		LVDS and LVPECL data pins up to
		156 Mbps (III - I speed grade devices)
		SSTL-3 Class Land II
Memory support	Dual-port BAM	CAM
	FIFO	Dual-port BAM
	BAM	FIFO
	BOM	BAM
		ROM

APEX 20K devices provide two dedicated clock pins and four dedicated input pins that drive register control inputs. These signals ensure efficient distribution of high-speed, low-skew control signals. These signals use dedicated routing channels to provide short delays and low skews. Four of the dedicated inputs drive four global signals. These four global signals can also be driven by internal logic, providing an ideal solution for a clock divider or internally generated asynchronous clear signals with high fan-out. The dedicated clock pins featured on the APEX 20K devices can also feed logic. The devices also feature ClockLock and ClockBoost clock management circuitry. APEX 20KE devices provide two additional dedicated clock pins, for a total of four dedicated clock pins.

## **MegaLAB Structure**

APEX 20K devices are constructed from a series of MegaLAB<sup>TM</sup> structures. Each MegaLAB structure contains a group of logic array blocks (LABs), one ESB, and a MegaLAB interconnect, which routes signals within the MegaLAB structure. The EP20K30E device has 10 LABs, EP20K60E through EP20K600E devices have 16 LABs, and the EP20K1000E and EP20K1500E devices have 24 LABs. Signals are routed between MegaLAB structures and I/O pins via the FastTrack Interconnect. In addition, edge LABs can be driven by I/O pins through the local interconnect. Figure 2 shows the MegaLAB structure.





Each LE has two outputs that drive the local, MegaLAB, or FastTrack Interconnect routing structure. Each output can be driven independently by the LUT's or register's output. For example, the LUT can drive one output while the register drives the other output. This feature, called register packing, improves device utilization because the register and the LUT can be used for unrelated functions. The LE can also drive out registered and unregistered versions of the LUT output.

The APEX 20K architecture provides two types of dedicated high-speed data paths that connect adjacent LEs without using local interconnect paths: carry chains and cascade chains. A carry chain supports high-speed arithmetic functions such as counters and adders, while a cascade chain implements wide-input functions such as equality comparators with minimum delay. Carry and cascade chains connect LEs 1 through 10 in an LAB and all LABs in the same MegaLAB structure.

### Carry Chain

The carry chain provides a very fast carry-forward function between LEs. The carry-in signal from a lower-order bit drives forward into the higherorder bit via the carry chain, and feeds into both the LUT and the next portion of the carry chain. This feature allows the APEX 20K architecture to implement high-speed counters, adders, and comparators of arbitrary width. Carry chain logic can be created automatically by the Quartus II software Compiler during design processing, or manually by the designer during design entry. Parameterized functions such as library of parameterized modules (LPM) and DesignWare functions automatically take advantage of carry chains for the appropriate functions.

The Quartus II software Compiler creates carry chains longer than ten LEs by linking LABs together automatically. For enhanced fitting, a long carry chain skips alternate LABs in a MegaLAB<sup>™</sup> structure. A carry chain longer than one LAB skips either from an even-numbered LAB to the next even-numbered LAB, or from an odd-numbered LAB to the next odd-numbered LAB. For example, the last LE of the first LAB in the upper-left MegaLAB structure carries to the first LE of the third LAB in the MegaLAB structure.

Figure 6 shows how an *n*-bit full adder can be implemented in n + 1 LEs with the carry chain. One portion of the LUT generates the sum of two bits using the input signals and the carry-in signal; the sum is routed to the output of the LE. The register can be bypassed for simple adders or used for accumulator functions. Another portion of the LUT and the carry chain logic generates the carry-out signal, which is routed directly to the carry-in signal of the next-higher-order bit. The final carry-out signal is routed to an LE, where it is driven onto the local, MegaLAB, or FastTrack Interconnect routing structures.

#### LAB-Wide Normal Mode (1) Clock Enable (2) Carry-In (3) Cascade-In LE-Out data1 data2 PRN 4-Input D Q LUT data3 LE-Out ENA data4 CLRN Cascade-Out LAB-Wide Arithmetic Mode Clock Enable (2) Carry-In Cascade-In LE-Out PRN data1 Q D 3-Input data2 LUT LE-Out ENA CLRN 3-Input LUT Cascade-Out Carry-Out

#### Figure 8. APEX 20K LE Operating Modes





#### Notes to Figure 8:

- (1) LEs in normal mode support register packing.
- (2) There are two LAB-wide clock enables per LAB.
- (3) When using the carry-in in normal mode, the packed register feature is unavailable.
- (4) A register feedback multiplexer is available on LE1 of each LAB.
- (5) The DATA1 and DATA2 input signals can supply counter enable, up or down control, or register feedback signals for LEs other than the second LE in an LAB.
- (6) The LAB-wide synchronous clear and LAB wide synchronous load affect all registers in an LAB.

ESBs can implement synchronous RAM, which is easier to use than asynchronous RAM. A circuit using asynchronous RAM must generate the RAM write enable (WE) signal, while ensuring that its data and address signals meet setup and hold time specifications relative to the WE signal. In contrast, the ESB's synchronous RAM generates its own WE signal and is self-timed with respect to the global clock. Circuits using the ESB's selftimed RAM must only meet the setup and hold time specifications of the global clock.

ESB inputs are driven by the adjacent local interconnect, which in turn can be driven by the MegaLAB or FastTrack Interconnect. Because the ESB can be driven by the local interconnect, an adjacent LE can drive it directly for fast memory access. ESB outputs drive the MegaLAB and FastTrack Interconnect. In addition, ten ESB outputs, nine of which are unique output lines, drive the local interconnect for fast connection to adjacent LEs or for fast feedback product-term logic.

When implementing memory, each ESB can be configured in any of the following sizes:  $128 \times 16$ ,  $256 \times 8$ ,  $512 \times 4$ ,  $1,024 \times 2$ , or  $2,048 \times 1$ . By combining multiple ESBs, the Quartus II software implements larger memory blocks automatically. For example, two  $128 \times 16$  RAM blocks can be combined to form a  $128 \times 32$  RAM block, and two  $512 \times 4$  RAM blocks can be combined to form a  $512 \times 8$  RAM block. Memory performance does not degrade for memory blocks up to 2,048 words deep. Each ESB can implement a 2,048-word-deep memory; the ESBs are used in parallel, eliminating the need for any external control logic and its associated delays.

To create a high-speed memory block that is more than 2,048 words deep, ESBs drive tri-state lines. Each tri-state line connects all ESBs in a column of MegaLAB structures, and drives the MegaLAB interconnect and row and column FastTrack Interconnect throughout the column. Each ESB incorporates a programmable decoder to activate the tri-state driver appropriately. For instance, to implement 8,192-word-deep memory, four ESBs are used. Eleven address lines drive the ESB memory, and two more drive the tri-state decoder. Depending on which 2,048-word memory page is selected, the appropriate ESB driver is turned on, driving the output to the tri-state line. The Quartus II software automatically combines ESBs with tri-state lines to form deeper memory blocks. The internal tri-state control logic is designed to avoid internal contention and floating lines. See Figure 18.

## Figure 26. APEX 20KE Bidirectional I/O Registers N





#### Notes to Figure 26:

- (1) This programmable delay has four settings: off and three levels of delay.
- (2) The output enable and input registers are LE registers in the LAB adjacent to the bidirectional pin.

Figure 28 shows how a column IOE connects to the interconnect.

#### Figure 28. Column IOE Connection to the Interconnect



## **Dedicated Fast I/O Pins**

APEX 20KE devices incorporate an enhancement to support bidirectional pins with high internal fanout such as PCI control signals. These pins are called Dedicated Fast I/O pins (FAST1, FAST2, FAST3, and FAST4) and replace dedicated inputs. These pins can be used for fast clock, clear, or high fanout logic signal distribution. They also can drive out. The Dedicated Fast I/O pin data output and tri-state control are driven by local interconnect from the adjacent MegaLAB for high speed.

## Advanced I/O Standard Support

APEX 20KE IOEs support the following I/O standards: LVTTL, LVCMOS, 1.8-V I/O, 2.5-V I/O, 3.3-V PCI, PCI-X, 3.3-V AGP, LVDS, LVPECL, GTL+, CTT, HSTL Class I, SSTL-3 Class I and II, and SSTL-2 Class I and II.



For more information on I/O standards supported by APEX 20KE devices, see *Application Note* 117 (*Using Selectable I/O Standards in Altera Devices*).

The APEX 20KE device contains eight I/O banks. In QFP packages, the banks are linked to form four I/O banks. The I/O banks directly support all standards except LVDS and LVPECL. All I/O banks can support LVDS and LVPECL with the addition of external resistors. In addition, one block within a bank contains circuitry to support high-speed True-LVDS and LVPECL inputs, and another block within a particular bank supports high-speed True-LVDS and LVPECL outputs. The LVDS blocks support all of the I/O standards. Each I/O bank has its own VCCIO pins. A single device can support 1.8-V, 2.5-V, and 3.3-V interfaces; each bank can support a different standard independently. Each bank can also use a separate V<sub>REF</sub> level so that each bank can support any of the terminated standards (such as SSTL-3) independently. Within a bank, any one of the terminated standards can be supported. EP20K300E and larger APEX 20KE devices support the LVDS interface for data pins (smaller devices support LVDS clock pins, but not data pins). All EP20K300E and larger devices support the LVDS interface for data pins up to 155 Mbit per channel; EP20K400E devices and larger with an X-suffix on the ordering code add a serializer/deserializer circuit and PLL for higher-speed support.

Each bank can support multiple standards with the same VCCIO for output pins. Each bank can support one voltage-referenced I/O standard, but it can support multiple I/O standards with the same VCCIO voltage level. For example, when VCCIO is 3.3 V, a bank can support LVTTL, LVCMOS, 3.3-V PCI, and SSTL-3 for inputs and outputs.

When the LVDS banks are not used as LVDS I/O banks, they support all of the other I/O standards. Figure 29 shows the arrangement of the APEX 20KE I/O banks.

Under hot socketing conditions, APEX 20KE devices will not sustain any damage, but the I/O pins will drive out.

# MultiVolt I/O Interface

The APEX device architecture supports the MultiVolt I/O interface feature, which allows APEX devices in all packages to interface with systems of different supply voltages. The devices have one set of VCC pins for internal operation and input buffers (VCCINT), and another set for I/O output drivers (VCCIO).

The APEX 20K VCCINT pins must always be connected to a 2.5 V power supply. With a 2.5-V V<sub>CCINT</sub> level, input pins are 2.5-V, 3.3-V, and 5.0-V tolerant. The VCCIO pins can be connected to either a 2.5-V or 3.3-V power supply, depending on the output requirements. When VCCIO pins are connected to a 2.5-V power supply, the output levels are compatible with 2.5-V systems. When the VCCIO pins are connected to a 3.3-V power supply, the output high is 3.3 V and is compatible with 3.3-V or 5.0-V systems.

Table 12. 5.0-V Tolerant APEX 20K MultiVolt I/O Support											
V <sub>CCIO</sub> (V)	In	put Signals	Outp	ut Signals (	(V)						
	2.5	3.3	5.0	2.5	3.3	5.0					
2.5	$\checkmark$	<ul><li>✓(1)</li></ul>	<ul><li>✓(1)</li></ul>	~							
3.3	$\checkmark$	<ul> <li>Image: A set of the set of the</li></ul>	<b>√</b> (1)	<b>√</b> (2)	<b>&gt;</b>	<ul> <li>Image: A set of the set of the</li></ul>					

Table 12 summarizes 5.0-V tolerant APEX 20K MultiVolt I/O support.

#### Notes to Table 12:

- The PCI clamping diode must be disabled to drive an input with voltages higher than V<sub>CCIO</sub>.
- (2) When  $V_{CCIO} = 3.3 \text{ V}$ , an APEX 20K device can drive a 2.5-V device with 3.3-V tolerant inputs.

Open-drain output pins on 5.0-V tolerant APEX 20K devices (with a pullup resistor to the 5.0-V supply) can drive 5.0-V CMOS input pins that require a V<sub>IH</sub> of 3.5 V. When the pin is inactive, the trace will be pulled up to 5.0 V by the resistor. The open-drain pin will only drive low or tri-state; it will never drive high. The rise time is dependent on the value of the pullup resistor and load impedance. The I<sub>OL</sub> current specification should be considered when selecting a pull-up resistor. APEX 20KE devices also support the MultiVolt I/O interface feature. The APEX 20KE VCCINT pins must always be connected to a 1.8-V power supply. With a 1.8-V V<sub>CCINT</sub> level, input pins are 1.8-V, 2.5-V, and 3.3-V tolerant. The VCCIO pins can be connected to either a 1.8-V, 2.5-V, or 3.3-V power supply, depending on the I/O standard requirements. When the VCCIO pins are connected to a 1.8-V power supply, the output levels are compatible with 1.8-V systems. When VCCIO pins are connected to a 2.5-V power supply, the output levels are compatible with 2.5-V systems. When VCCIO pins are connected to a 3.3-V power supply, the output levels are sometime with 2.5-V systems. When VCCIO pins are connected to a 3.3-V power supply, the output high is 3.3 V and compatible with 3.3-V or 5.0-V systems. An APEX 20KE device is 5.0-V tolerant with the addition of a resistor.

### Table 13 summarizes APEX 20KE MultiVolt I/O support.

Table 13. /	Table 13. APEX 20KE MultiVolt I/O Support     Note (1)												
V <sub>CCIO</sub> (V)		Input Siç	jnals (V)			Output S	ignals (V)						
	1.8	2.5	3.3	5.0	1.8	2.5	3.3	5.0					
1.8	$\checkmark$	$\checkmark$	$\checkmark$		$\checkmark$								
2.5	$\checkmark$	$\checkmark$	<b>&gt;</b>			$\checkmark$							
3.3	$\checkmark$	$\checkmark$	$\checkmark$	(2)			<ul><li>✓(3)</li></ul>						

#### Notes to Table 13:

 The PCI clamping diode must be disabled to drive an input with voltages higher than V<sub>CCIO</sub>, except for the 5.0-V input case.

(2) An APEX 20KE device can be made 5.0-V tolerant with the addition of an external resistor. You also need a PCI clamp and series resistor.

(3) When V<sub>CCIO</sub> = 3.3 V, an APEX 20KE device can drive a 2.5-V device with 3.3-V tolerant inputs.

# ClockLock & ClockBoost Features

APEX 20K devices support the ClockLock and ClockBoost clock management features, which are implemented with PLLs. The ClockLock circuitry uses a synchronizing PLL that reduces the clock delay and skew within a device. This reduction minimizes clock-to-output and setup times while maintaining zero hold times. The ClockBoost circuitry, which provides a clock multiplier, allows the designer to enhance device area efficiency by sharing resources within the device. The ClockBoost circuitry allows the designer to distribute a low-speed clock and multiply that clock on-device. APEX 20K devices include a high-speed clock tree; unlike ASICs, the user does not have to design and optimize the clock tree. The ClockLock and ClockBoost features work in conjunction with the APEX 20K device's high-speed clock to provide significant improvements in system performance and band-width. Devices with an X-suffix on the ordering code include the ClockLock circuit.

The ClockLock and ClockBoost features in APEX 20K devices are enabled through the Quartus II software. External devices are not required to use these features.

For designs that require both a multiplied and non-multiplied clock, the clock trace on the board can be connected to CLK2p. Table 14 shows the combinations supported by the ClockLock and ClockBoost circuitry. The CLK2p pin can feed both the ClockLock and ClockBoost circuitry in the APEX 20K device. However, when both circuits are used, the other clock pin (CLK1p) cannot be used.

Table 14. Multiplication Factor Combinations					
Clock 1	Clock 2				
×1	×1				
×1, ×2	×2				
×1, ×2, ×4	×4				

## APEX 20KE ClockLock Feature

APEX 20KE devices include an enhanced ClockLock feature set. These devices include up to four PLLs, which can be used independently. Two PLLs are designed for either general-purpose use or LVDS use (on devices that support LVDS I/O pins). The remaining two PLLs are designed for general-purpose use. The EP20K200E and smaller devices have two PLLs; the EP20K300E and larger devices have four PLLs.

The following sections describe some of the features offered by the APEX 20KE PLLs.

## External PLL Feedback

The ClockLock circuit's output can be driven off-chip to clock other devices in the system; further, the feedback loop of the PLL can be routed off-chip. This feature allows the designer to exercise fine control over the I/O interface between the APEX 20KE device and another high-speed device, such as SDRAM.

## Clock Multiplication

The APEX 20KE ClockBoost circuit can multiply or divide clocks by a programmable number. The clock can be multiplied by  $m/(n \times k)$  or  $m/(n \times v)$ , where *m* and *k* range from 2 to 160, and *n* and *v* range from 1 to 16. Clock multiplication and division can be used for time-domain multiplexing and other functions, which can reduce design LE requirements.

Table 22 shows the JTAG timing parameters and values for APEX 20K devices.

10010 2				
Symbol	Parameter	Min	Max	Unit
t <sub>JCP</sub>	TCK clock period	100		ns
t <sub>JCH</sub>	TCK clock high time	50		ns
t <sub>JCL</sub>	TCK clock low time	50		ns
t <sub>JPSU</sub>	JTAG port setup time	20		ns
t <sub>JPH</sub>	JTAG port hold time	45		ns
t <sub>JPCO</sub>	JTAG port clock to output		25	ns
t <sub>JPZX</sub>	JTAG port high impedance to valid output		25	ns
t <sub>JPXZ</sub>	JTAG port valid output to high impedance		25	ns
t <sub>JSSU</sub>	Capture register setup time	20		ns
t <sub>JSH</sub>	Capture register hold time	45		ns
t <sub>JSCO</sub>	Update register clock to output		35	ns
t <sub>JSZX</sub>	Update register high impedance to valid output		35	ns
t <sub>JSXZ</sub>	Update register valid output to high impedance		35	ns

Table 22. APEX 20K JTAG Timing Parameters & Values

For more information, see the following documents:

- Application Note 39 (IEEE Std. 1149.1 (JTAG) Boundary-Scan Testing in Altera Devices)
- Jam Programming & Test Language Specification

## **Generic Testing**

Each APEX 20K device is functionally tested. Complete testing of each configurable static random access memory (SRAM) bit and all logic functionality ensures 100% yield. AC test measurements for APEX 20K devices are made under conditions equivalent to those shown in Figure 32. Multiple test patterns can be used to configure devices during all stages of the production flow.

Table 2	Table 24. APEX 20K 5.0-V Tolerant Device Recommended Operating Conditions       Note (2)										
Symbol	Parameter	Conditions	Min	Max	Unit						
V <sub>CCINT</sub>	Supply voltage for internal logic and input buffers	(4), (5)	2.375 (2.375)	2.625 (2.625)	V						
V <sub>CCIO</sub>	Supply voltage for output buffers, 3.3-V operation	(4), (5)	3.00 (3.00)	3.60 (3.60)	V						
	Supply voltage for output buffers, 2.5-V operation	(4), (5)	2.375 (2.375)	2.625 (2.625)	V						
VI	Input voltage	(3), (6)	-0.5	5.75	V						
Vo	Output voltage		0	V <sub>CCIO</sub>	V						
ТJ	Junction temperature	For commercial use	0	85	°C						
		For industrial use	-40	100	°C						
t <sub>R</sub>	Input rise time			40	ns						
t <sub>F</sub>	Input fall time			40	ns						

Table 2	Table 25. APEX 20K 5.0-V Tolerant Device DC Operating Conditions (Part 1 of 2)       Notes (2), (7), (8)											
Symbol	Parameter	Conditions	Min	Тур	Max	Unit						
V <sub>IH</sub>	High-level input voltage		1.7, 0.5 × V <sub>CCIO</sub> (9)		5.75	V						
V <sub>IL</sub>	Low-level input voltage		-0.5		$0.8, 0.3 \times V_{CCIO}$	V						
V <sub>OH</sub>	3.3-V high-level TTL output voltage	I <sub>OH</sub> = -8 mA DC, V <sub>CCIO</sub> = 3.00 V <i>(10)</i>	2.4			V						
	3.3-V high-level CMOS output voltage	I <sub>OH</sub> = -0.1 mA DC, V <sub>CCIO</sub> = 3.00 V <i>(10)</i>	V <sub>CCIO</sub> - 0.2			V						
	3.3-V high-level PCI output voltage	$I_{OH} = -0.5 \text{ mA DC},$ $V_{CCIO} = 3.00 \text{ to } 3.60 \text{ V}$ (10)	$0.9 \times V_{CCIO}$			V						
	2.5-V high-level output voltage	I <sub>OH</sub> = -0.1 mA DC, V <sub>CCIO</sub> = 2.30 V <i>(10)</i>	2.1			V						
		I <sub>OH</sub> = -1 mA DC, V <sub>CCIO</sub> = 2.30 V <i>(10)</i>	2.0			V						
		$I_{OH} = -2 \text{ mA DC},$ $V_{CCIO} = 2.30 \text{ V} (10)$	1.7			V						

Table 56. EP20K60E f <sub>MAX</sub> ESB Timing Microparameters											
Symbol	-1		-2		-	-3					
	Min	Max	Min	Мах	Min	Max					
t <sub>ESBARC</sub>		1.83		2.57		3.79	ns				
t <sub>ESBSRC</sub>		2.46		3.26		4.61	ns				
t <sub>ESBAWC</sub>		3.50		4.90		7.23	ns				
t <sub>ESBSWC</sub>		3.77		4.90		6.79	ns				
t <sub>ESBWASU</sub>	1.59		2.23		3.29		ns				
t <sub>ESBWAH</sub>	0.00		0.00		0.00		ns				
t <sub>ESBWDSU</sub>	1.75		2.46		3.62		ns				
t <sub>ESBWDH</sub>	0.00		0.00		0.00		ns				
t <sub>ESBRASU</sub>	1.76		2.47		3.64		ns				
t <sub>ESBRAH</sub>	0.00		0.00		0.00		ns				
t <sub>ESBWESU</sub>	1.68		2.49		3.87		ns				
t <sub>ESBWEH</sub>	0.00		0.00		0.00		ns				
t <sub>ESBDATASU</sub>	0.08		0.43		1.04		ns				
t <sub>ESBDATAH</sub>	0.13		0.13		0.13		ns				
t <sub>ESBWADDRSU</sub>	0.29		0.72		1.46		ns				
t <sub>ESBRADDRSU</sub>	0.36		0.81		1.58		ns				
t <sub>ESBDATACO1</sub>		1.06		1.24		1.55	ns				
t <sub>ESBDATACO2</sub>		2.39		3.35		4.94	ns				
t <sub>ESBDD</sub>		3.50		4.90		7.23	ns				
t <sub>PD</sub>		1.72		2.41		3.56	ns				
t <sub>PTERMSU</sub>	0.99		1.56		2.55		ns				
t <sub>PTERMCO</sub>		1.07		1.26		1.08	ns				

Table 69. EP20K160E f <sub>MAX</sub> Routing Delays												
Symbol	-1		ol -1 -2		-	3	Unit					
	Min	Max	Min	Max	Min	Max						
t <sub>F1-4</sub>		0.25		0.26		0.28	ns					
t <sub>F5-20</sub>		1.00		1.18		1.35	ns					
t <sub>F20+</sub>		1.95		2.19		2.30	ns					

Symbol	-	1	-	2	-3	1	Unit
	Min	Max	Min	Max	Min	Max	
t <sub>CH</sub>	1.34		1.43		1.55		ns
t <sub>CL</sub>	1.34		1.43		1.55		ns
t <sub>CLRP</sub>	0.18		0.19		0.21		ns
t <sub>PREP</sub>	0.18		0.19		0.21		ns
t <sub>ESBCH</sub>	1.34		1.43		1.55		ns
t <sub>ESBCL</sub>	1.34		1.43		1.55		ns
t <sub>ESBWP</sub>	1.15		1.45		1.73		ns
t <sub>ESBRP</sub>	0.93		1.15		1.38		ns

Table 71. EP20K160E External Timing Parameters												
Symbol	-1			-2	-3	}	Unit					
	Min	Max	Min	Max	Min	Max						
t <sub>INSU</sub>	2.23		2.34		2.47		ns					
t <sub>INH</sub>	0.00		0.00		0.00		ns					
t <sub>outco</sub>	2.00	5.07	2.00	5.59	2.00	6.13	ns					
t <sub>insupll</sub>	2.12		2.07		-		ns					
t <sub>INHPLL</sub>	0.00		0.00		-		ns					
t <sub>outcopll</sub>	0.50	3.00	0.50	3.35	-	-	ns					

Table 74. EP20K200E f <sub>MAX</sub> ESB Timing Microparameters										
Symbol	-	1		-2		-3				
	Min	Мах	Min	Мах	Min	Max				
t <sub>ESBARC</sub>		1.68		2.06		2.24	ns			
t <sub>ESBSRC</sub>		2.27		2.77		3.18	ns			
t <sub>ESBAWC</sub>		3.10		3.86		4.50	ns			
t <sub>ESBSWC</sub>		2.90		3.67		4.21	ns			
t <sub>ESBWASU</sub>	0.55		0.67		0.74		ns			
t <sub>ESBWAH</sub>	0.36		0.46		0.48		ns			
t <sub>ESBWDSU</sub>	0.69		0.83		0.95		ns			
t <sub>ESBWDH</sub>	0.36		0.46		0.48		ns			
t <sub>ESBRASU</sub>	1.61		1.90		2.09		ns			
t <sub>ESBRAH</sub>	0.00		0.00		0.01		ns			
t <sub>ESBWESU</sub>	1.42		1.71		2.01		ns			
t <sub>ESBWEH</sub>	0.00		0.00		0.00		ns			
t <sub>ESBDATASU</sub>	-0.06		-0.07		0.05		ns			
t <sub>ESBDATAH</sub>	0.13		0.13		0.13		ns			
t <sub>ESBWADDRSU</sub>	0.11		0.13		0.31		ns			
t <sub>ESBRADDRSU</sub>	0.18		0.23		0.39		ns			
t <sub>ESBDATACO1</sub>		1.09		1.35		1.51	ns			
t <sub>ESBDATACO2</sub>		2.19		2.75		3.22	ns			
t <sub>ESBDD</sub>		2.75		3.41		4.03	ns			
t <sub>PD</sub>		1.58		1.97		2.33	ns			
t <sub>PTERMSU</sub>	1.00		1.22		1.51		ns			
t <sub>PTERMCO</sub>		1.10		1.37		1.09	ns			

Table 75. EP20K200E f <sub>MAX</sub> Routing Delays											
Symbol	-1		-2		-3		Unit				
	Min	Max	Min	Max	Min	Max					
t <sub>F1-4</sub>		0.25		0.27		0.29	ns				
t <sub>F5-20</sub>		1.02		1.20		1.41	ns				
t <sub>F20+</sub>		1.99		2.23		2.53	ns				

### APEX 20K Programmable Logic Device Family Data Sheet

Table 87. EP20K400E f <sub>MAX</sub> Routing Delays												
Symbol	-1 Speed Grade		-2 Spe	-2 Speed Grade		-3 Speed Grade						
	Min	Max	Min	Max	Min	Max						
t <sub>F1-4</sub>		0.25		0.25		0.26	ns					
t <sub>F5-20</sub>		1.01		1.12		1.25	ns					
t <sub>F20+</sub>		3.71		3.92		4.17	ns					

Symbol	-1 Spee	-1 Speed Grade		-2 Speed Grade		-3 Speed Grade		
	Min	Max	Min	Max	Min	Max		
t <sub>CH</sub>	1.36		2.22		2.35		ns	
t <sub>CL</sub>	1.36		2.26		2.35		ns	
t <sub>CLRP</sub>	0.18		0.18		0.19		ns	
t <sub>PREP</sub>	0.18		0.18		0.19		ns	
t <sub>ESBCH</sub>	1.36		2.26		2.35		ns	
t <sub>ESBCL</sub>	1.36		2.26		2.35		ns	
t <sub>ESBWP</sub>	1.17		1.38		1.56		ns	
t <sub>ESBRP</sub>	0.94		1.09		1.25		ns	

Table 89. EP20K400E External Timing Parameters												
Symbol	-1 Spee	Speed Grade -2 Speed Grade -3 Speed		-1 Speed Grade		d Grade	Unit					
	Min	Max	Min	Max	Min	Max						
t <sub>INSU</sub>	2.51		2.64		2.77		ns					
t <sub>INH</sub>	0.00		0.00		0.00		ns					
t <sub>outco</sub>	2.00	5.25	2.00	5.79	2.00	6.32	ns					
t <sub>insupll</sub>	3.221		3.38		-		ns					
t <sub>INHPLL</sub>	0.00		0.00		-		ns					
t <sub>outcopll</sub>	0.50	2.25	0.50	2.45	-	-	ns					

Г

Table 92. EP20K600E f <sub>MAX</sub> ESB Timing Microparameters										
Symbol	-1 Spee	ed Grade	-2 Spe	ed Grade	-3 Spee	Unit				
	Min	Max	Min	Max	Min	Max				
t <sub>ESBARC</sub>		1.67		2.39		3.11	ns			
t <sub>ESBSRC</sub>		2.27		3.07		3.86	ns			
t <sub>ESBAWC</sub>		3.19		4.56		5.93	ns			
t <sub>ESBSWC</sub>		3.51		4.62		5.72	ns			
t <sub>ESBWASU</sub>	1.46		2.08		2.70		ns			
t <sub>ESBWAH</sub>	0.00		0.00		0.00		ns			
t <sub>ESBWDSU</sub>	1.60		2.29		2.97		ns			
t <sub>ESBWDH</sub>	0.00		0.00		0.00		ns			
t <sub>ESBRASU</sub>	1.61		2.30		2.99		ns			
t <sub>ESBRAH</sub>	0.00		0.00		0.00		ns			
t <sub>ESBWESU</sub>	1.49		2.30		3.11		ns			
t <sub>ESBWEH</sub>	0.00		0.00		0.00		ns			
t <sub>ESBDATASU</sub>	-0.01		0.35		0.71		ns			
t <sub>ESBDATAH</sub>	0.13		0.13		0.13		ns			
t <sub>ESBWADDRSU</sub>	0.19		0.62		1.06		ns			
t <sub>ESBRADDRSU</sub>	0.25		0.71		1.17		ns			
t <sub>ESBDATACO1</sub>		1.01		1.19		1.37	ns			
t <sub>ESBDATACO2</sub>		2.18		3.12		4.05	ns			
t <sub>ESBDD</sub>		3.19		4.56		5.93	ns			
t <sub>PD</sub>		1.57		2.25		2.92	ns			
t <sub>PTERMSU</sub>	0.85		1.43		2.01		ns			
t <sub>PTERMCO</sub>		1.03		1.21		1.39	ns			

Table 93. EP20K600E f <sub>MAX</sub> Routing Delays											
Symbol	-1 Spe	ed Grade	-2 Speed Grade		-3 Speed Grade		Unit				
	Min	Max	Min	Max	Min	Max					
t <sub>F1-4</sub>		0.22		0.25		0.26	ns				
t <sub>F5-20</sub>		1.26		1.39		1.52	ns				
t <sub>F20+</sub>		3.51		3.88		4.26	ns				

Table 108. EP20K1500E External Bidirectional Timing Parameters										
Symbol	-1 Spee	ed Grade	-2 Spee	d Grade	-3 Spee	Unit				
	Min	Max	Min	Max	Min	Max				
t <sub>insubidir</sub>	3.47		3.68		3.99		ns			
t <sub>inhbidir</sub>	0.00		0.00		0.00		ns			
toutcobidir	2.00	6.18	2.00	6.81	2.00	7.36	ns			
t <sub>XZBIDIR</sub>		6.91		7.62		8.38	ns			
t <sub>ZXBIDIR</sub>		6.91		7.62		8.38	ns			
t <sub>insubidirpll</sub>	3.05		3.26				ns			
t <sub>inhbidirpll</sub>	0.00		0.00				ns			
t <sub>outcobidirpll</sub>	0.50	2.67	0.50	2.99			ns			
t <sub>XZBIDIRPLL</sub>		3.41		3.80			ns			
t <sub>ZXBIDIRPLL</sub>		3.41		3.80			ns			

Tables 109 and 110 show selectable I/O standard input and output delays for APEX 20KE devices. If you select an I/O standard input or output delay other than LVCMOS, add or subtract the selected speed grade to or from the LVCMOS value.

Table 109. Selectable I/O Standard Input Delays											
Symbol	-1 Spee	ed Grade	-2 Spec	ed Grade	-3 Spee	d Grade	Unit				
	Min	Max	Min	Max	Min	Max	Min				
LVCMOS		0.00		0.00		0.00	ns				
LVTTL		0.00		0.00		0.00	ns				
2.5 V		0.00		0.04		0.05	ns				
1.8 V		-0.11		0.03		0.04	ns				
PCI		0.01		0.09		0.10	ns				
GTL+		-0.24		-0.23		-0.19	ns				
SSTL-3 Class I		-0.32		-0.21		-0.47	ns				
SSTL-3 Class II		-0.08		0.03		-0.23	ns				
SSTL-2 Class I		-0.17		-0.06		-0.32	ns				
SSTL-2 Class II		-0.16		-0.05		-0.31	ns				
LVDS		-0.12		-0.12		-0.12	ns				
CTT		0.00		0.00		0.00	ns				
AGP		0.00		0.00		0.00	ns				

Г



101 Innovation Drive San Jose, CA 95134 (408) 544-7000 http://www.altera.com Applications Hotline: (800) 800-EPLD Customer Marketing: (408) 544-7104 Literature Services: lit\_req@altera.com Copyright © 2004 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and service marks of Altera Corporation in the U.S. and other countries. All other product or service names are the property of their respective holders. Altera products are protected under numerous U.S. and foreign patents and pending applications, mask work rights, and copyrights. Altera warrants performance of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes

to any products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Altera Corporation. Altera customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.



Altera Corporation