



Welcome to E-XFL.COM

Understanding **Embedded - FPGAs (Field Programmable Gate Array)**

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

| | |
|--------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------|
| Product Status | Obsolete |
| Number of LABs/CLBs | 2432 |
| Number of Logic Elements/Cells | 24320 |
| Total RAM Bits | 311296 |
| Number of I/O | 508 |
| Number of Gates | 1537000 |
| Voltage - Supply | 1.71V ~ 1.89V |
| Mounting Type | Surface Mount |
| Operating Temperature | 0°C ~ 85°C (TJ) |
| Package / Case | 672-BBGA |
| Supplier Device Package | 672-FBGA (27x27) |
| Purchase URL | https://www.e-xfl.com/product-detail/intel/ep20k600efc672-2x |

Table 2. Additional APEX 20K Device Features *Note (1)*

| Feature | EP20K300E | EP20K400 | EP20K400E | EP20K600E | EP20K1000E | EP20K1500E |
|-----------------------|-----------|-----------|-----------|-----------|------------|------------|
| Maximum system gates | 728,000 | 1,052,000 | 1,052,000 | 1,537,000 | 1,772,000 | 2,392,000 |
| Typical gates | 300,000 | 400,000 | 400,000 | 600,000 | 1,000,000 | 1,500,000 |
| LEs | 11,520 | 16,640 | 16,640 | 24,320 | 38,400 | 51,840 |
| ESBs | 72 | 104 | 104 | 152 | 160 | 216 |
| Maximum RAM bits | 147,456 | 212,992 | 212,992 | 311,296 | 327,680 | 442,368 |
| Maximum macrocells | 1,152 | 1,664 | 1,664 | 2,432 | 2,560 | 3,456 |
| Maximum user I/O pins | 408 | 502 | 488 | 588 | 708 | 808 |

Note to Tables 1 and 2:

(1) The embedded IEEE Std. 1149.1 Joint Test Action Group (JTAG) boundary-scan circuitry contributes up to 57,000 additional gates.

Additional Features

- Designed for low-power operation
 - 1.8-V and 2.5-V supply voltage (see [Table 3](#))
 - MultiVolt™ I/O interface support to interface with 1.8-V, 2.5-V, 3.3-V, and 5.0-V devices (see [Table 3](#))
 - ESB offering programmable power-saving mode


Table 3. APEX 20K Supply Voltages

| Feature | Device | |
|-------------------------------------------------------|----------------------------------|--------------------------------------------------------------------------------------------------------------------------------|
| | EP20K100 EP20K200 EP20K400 | EP20K30E EP20K60E EP20K100E EP20K160E EP20K200E EP20K300E EP20K400E EP20K600E EP20K1000E EP20K1500E |
| Internal supply voltage (V_{CCINT}) | 2.5 V | 1.8 V |
| MultiVolt I/O interface voltage levels (V_{CCIO}) | 2.5 V, 3.3 V, 5.0 V | 1.8 V, 2.5 V, 3.3 V, 5.0 V (1) |

Note to Table 3:

(1) APEX 20KE devices can be 5.0-V tolerant by using an external resistor.

Figure 8. APEX 20K LE Operating Modes




Notes to Figure 8:

- (1) LEs in normal mode support register packing.
- (2) There are two LAB-wide clock enables per LAB.
- (3) When using the carry-in in normal mode, the packed register feature is unavailable.
- (4) A register feedback multiplexer is available on LE1 of each LAB.
- (5) The DATA1 and DATA2 input signals can supply counter enable, up or down control, or register feedback signals for LEs other than the second LE in a LAB.
- (6) The LAB-wide synchronous clear and LAB wide synchronous load affect all registers in a LAB.

The programmable register also supports an asynchronous clear function. Within the ESB, two asynchronous clears are generated from global signals and the local interconnect. Each macrocell can either choose between the two asynchronous clear signals or choose to not be cleared. Either of the two clear signals can be inverted within the ESB. Figure 15 shows the ESB control logic when implementing product-terms.

Figure 15. ESB Product-Term Mode Control Logic



Note to Figure 15:

(1) APEX 20KE devices have four dedicated clocks.

Parallel Expanders

Parallel expanders are unused product terms that can be allocated to a neighboring macrocell to implement fast, complex logic functions. Parallel expanders allow up to 32 product terms to feed the macrocell OR logic directly, with two product terms provided by the macrocell and 30 parallel expanders provided by the neighboring macrocells in the ESB.

The Quartus II software Compiler can allocate up to 15 sets of up to two parallel expanders per set to the macrocells automatically. Each set of two parallel expanders incurs a small, incremental timing delay. Figure 16 shows the APEX 20K parallel expanders.

Table 15. APEX 20K ClockLock & ClockBoost Parameters for -1 Speed-Grade Devices (Part 2 of 2)

| Symbol | Parameter | Min | Max | Unit |
|-----------------------|------------------------------------------------------------------|-----|-----|------|
| t_{SKEW} | Skew delay between related ClockLock/ClockBoost-generated clocks | | 500 | ps |
| t_{JITTER} | Jitter on ClockLock/ClockBoost-generated clock (5) | | 200 | ps |
| t_{INCLKSTB} | Input clock stability (measured between adjacent clocks) | | 50 | ps |

Notes to Table 15:

- (1) The PLL input frequency range for the EP20K100-1X device for 1x multiplication is 25 MHz to 175 MHz.
- (2) All input clock specifications must be met. The PLL may not lock onto an incoming clock if the clock specifications are not met, creating an erroneous clock within the device.
- (3) During device configuration, the ClockLock and ClockBoost circuitry is configured first. If the incoming clock is supplied during configuration, the ClockLock and ClockBoost circuitry locks during configuration, because the lock time is less than the configuration time.
- (4) The jitter specification is measured under long-term observation.
- (5) If the input clock stability is 100 ps, t_{JITTER} is 250 ps.

Table 16 summarizes the APEX 20K ClockLock and ClockBoost parameters for -2 speed grade devices.

Table 16. APEX 20K ClockLock & ClockBoost Parameters for -2 Speed Grade Devices

| Symbol | Parameter | Min | Max | Unit |
|-----------------------|----------------------------------------------------------------------------------------------------------------------------|-----|------------|---------|
| f_{OUT} | Output frequency | 25 | 170 | MHz |
| f_{CLK1} | Input clock frequency (ClockBoost clock multiplication factor equals 1) | 25 | 170 | MHz |
| f_{CLK2} | Input clock frequency (ClockBoost clock multiplication factor equals 2) | 16 | 80 | MHz |
| f_{CLK4} | Input clock frequency (ClockBoost clock multiplication factor equals 4) | 10 | 34 | MHz |
| t_{OUTDUTY} | Duty cycle for ClockLock/ClockBoost-generated clock | 40 | 60 | % |
| f_{CLKDEV} | Input deviation from user specification in the Quartus II software (ClockBoost clock multiplication factor equals one) (1) | | 25,000 (2) | PPM |
| t_{R} | Input rise time | | 5 | ns |
| t_{F} | Input fall time | | 5 | ns |
| t_{LOCK} | Time required for ClockLock/ ClockBoost to acquire lock (3) | | 10 | μ s |
| t_{SKEW} | Skew delay between related ClockLock/ ClockBoost-generated clock | 500 | 500 | ps |
| t_{JITTER} | Jitter on ClockLock/ ClockBoost-generated clock (4) | | 200 | ps |
| t_{INCLKSTB} | Input clock stability (measured between adjacent clocks) | | 50 | ps |

IEEE Std. 1149.1 (JTAG) Boundary-Scan Support

All APEX 20K devices provide JTAG BST circuitry that complies with the IEEE Std. 1149.1-1990 specification. JTAG boundary-scan testing can be performed before or after configuration, but not during configuration. APEX 20K devices can also use the JTAG port for configuration with the Quartus II software or with hardware using either Jam Files (.jam) or Jam Byte-Code Files (.jbc). Finally, APEX 20K devices use the JTAG port to monitor the logic operation of the device with the SignalTap embedded logic analyzer. APEX 20K devices support the JTAG instructions shown in Table 19. Although EP20K1500E devices support the JTAG BYPASS and SignalTap instructions, they do not support boundary-scan testing or the use of the JTAG port for configuration.

Table 19. APEX 20K JTAG Instructions

| JTAG Instruction | Description |
|----------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| SAMPLE/PRELOAD | Allows a snapshot of signals at the device pins to be captured and examined during normal device operation, and permits an initial data pattern to be output at the device pins. Also used by the SignalTap embedded logic analyzer. |
| EXTEST | Allows the external circuitry and board-level interconnections to be tested by forcing a test pattern at the output pins and capturing test results at the input pins. |
| BYPASS (1) | Places the 1-bit bypass register between the TDI and TDO pins, which allows the BST data to pass synchronously through selected devices to adjacent devices during normal device operation. |
| USERCODE | Selects the 32-bit USERCODE register and places it between the TDI and TDO pins, allowing the USERCODE to be serially shifted out of TDO. |
| IDCODE | Selects the IDCODE register and places it between TDI and TDO, allowing the IDCODE to be serially shifted out of TDO. |
| ICR Instructions | Used when configuring an APEX 20K device via the JTAG port with a MasterBlaster™ or ByteBlasterMV™ download cable, or when using a Jam File or Jam Byte-Code File via an embedded processor. |
| SignalTap Instructions (1) | Monitors internal device operation with the SignalTap embedded logic analyzer. |

Note to Table 19:

(1) The EP20K1500E device supports the JTAG BYPASS instruction and the SignalTap instructions.

Table 24. APEX 20K 5.0-V Tolerant Device Recommended Operating Conditions *Note (2)*

| Symbol | Parameter | Conditions | Min | Max | Unit |
|--------------------|-----------------------------------------------------|--------------------|------------------|-------------------|------|
| V _{CCINT} | Supply voltage for internal logic and input buffers | (4), (5) | 2.375 (2.375) | 2.625 (2.625) | V |
| V _{CCIO} | Supply voltage for output buffers, 3.3-V operation | (4), (5) | 3.00 (3.00) | 3.60 (3.60) | V |
| | Supply voltage for output buffers, 2.5-V operation | (4), (5) | 2.375 (2.375) | 2.625 (2.625) | V |
| V _I | Input voltage | (3), (6) | -0.5 | 5.75 | V |
| V _O | Output voltage | | 0 | V _{CCIO} | V |
| T _J | Junction temperature | For commercial use | 0 | 85 | °C |
| | | For industrial use | -40 | 100 | °C |
| t _R | Input rise time | | | 40 | ns |
| t _F | Input fall time | | | 40 | ns |

Table 25. APEX 20K 5.0-V Tolerant Device DC Operating Conditions (Part 1 of 2) *Notes (2), (7), (8)*

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
|-----------------|--------------------------------------|-----------------------------------------------------------------------------|-------------------------------------|-----|-------------------------------------|------|
| V _{IH} | High-level input voltage | | 1.7, 0.5 × V _{CCIO} (9) | | 5.75 | V |
| V _{IL} | Low-level input voltage | | -0.5 | | 0.8, 0.3 × V _{CCIO} (9) | V |
| V _{OH} | 3.3-V high-level TTL output voltage | I _{OH} = -8 mA DC, V _{CCIO} = 3.00 V (10) | 2.4 | | | V |
| | 3.3-V high-level CMOS output voltage | I _{OH} = -0.1 mA DC, V _{CCIO} = 3.00 V (10) | V _{CCIO} - 0.2 | | | V |
| | 3.3-V high-level PCI output voltage | I _{OH} = -0.5 mA DC, V _{CCIO} = 3.00 to 3.60 V (10) | 0.9 × V _{CCIO} | | | V |
| | 2.5-V high-level output voltage | I _{OH} = -0.1 mA DC, V _{CCIO} = 2.30 V (10) | 2.1 | | | V |
| | | I _{OH} = -1 mA DC, V _{CCIO} = 2.30 V (10) | 2.0 | | | V |
| | | I _{OH} = -2 mA DC, V _{CCIO} = 2.30 V (10) | 1.7 | | | V |

Table 25. APEX 20K 5.0-V Tolerant Device DC Operating Conditions (Part 2 of 2) *Notes (2), (7), (8)*

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
|---------------------------------------------------------------|---------------------------------------------------------------------------|--------------------------------------------------------------------------------|-----|-----|-------------------------|------|
| V _{OL} | 3.3-V low-level TTL output voltage | I _{OL} = 12 mA DC, V _{CCIO} = 3.00 V (11) | | | 0.45 | V |
| | 3.3-V low-level CMOS output voltage | I _{OL} = 0.1 mA DC, V _{CCIO} = 3.00 V (11) | | | 0.2 | V |
| | 3.3-V low-level PCI output voltage | I _{OL} = 1.5 mA DC, V _{CCIO} = 3.00 to 3.60 V (11) | | | 0.1 × V _{CCIO} | V |
| | 2.5-V low-level output voltage | I _{OL} = 0.1 mA DC, V _{CCIO} = 2.30 V (11) | | | 0.2 | V |
| I _{OL} = 1 mA DC, V _{CCIO} = 2.30 V (11) | | | | 0.4 | V | |
| I _{OL} = 2 mA DC, V _{CCIO} = 2.30 V (11) | | | | 0.7 | V | |
| I _I | Input pin leakage current | V _I = 5.75 to -0.5 V | -10 | | 10 | μA |
| I _{OZ} | Tri-stated I/O pin leakage current | V _O = 5.75 to -0.5 V | -10 | | 10 | μA |
| I _{CC0} | V _{CC} supply current (standby) (All ESBs in power-down mode) | V _I = ground, no load, no toggling inputs, -1 speed grade (12) | | 10 | | mA |
| | | V _I = ground, no load, no toggling inputs, -2, -3 speed grades (12) | | 5 | | mA |
| R _{CONF} | Value of I/O pin pull-up resistor before and during configuration | V _{CCIO} = 3.0 V (13) | 20 | | 50 | W |
| | | V _{CCIO} = 2.375 V (13) | 30 | | 80 | W |

Table 28. APEX 20KE Device Recommended Operating Conditions

| Symbol | Parameter | Conditions | Min | Max | Unit |
|--------------------|-----------------------------------------------------|--------------------|---------------|-------------------|------|
| V _{CCINT} | Supply voltage for internal logic and input buffers | (3), (4) | 1.71 (1.71) | 1.89 (1.89) | V |
| V _{CCIO} | Supply voltage for output buffers, 3.3-V operation | (3), (4) | 3.00 (3.00) | 3.60 (3.60) | V |
| | Supply voltage for output buffers, 2.5-V operation | (3), (4) | 2.375 (2.375) | 2.625 (2.625) | V |
| | Supply voltage for output buffers, 1.8-V operation | (3), (4) | 1.71 (1.71) | 1.89 (1.89) | V |
| V _I | Input voltage | (5), (6) | -0.5 | 4.0 | V |
| V _O | Output voltage | | 0 | V _{CCIO} | V |
| T _J | Junction temperature | For commercial use | 0 | 85 | °C |
| | | For industrial use | -40 | 100 | °C |
| t _R | Input rise time | | | 40 | ns |
| t _F | Input fall time | | | 40 | ns |



For DC Operating Specifications on APEX 20KE I/O standards, please refer to *Application Note 117 (Using Selectable I/O Standards in Altera Devices)*.

Table 30. APEX 20KE Device Capacitance Note (15)

| Symbol | Parameter | Conditions | Min | Max | Unit |
|--------------------|------------------------------------------|-------------------------------------|-----|-----|------|
| C _{IN} | Input capacitance | V _{IN} = 0 V, f = 1.0 MHz | | 8 | pF |
| C _{INCLK} | Input capacitance on dedicated clock pin | V _{IN} = 0 V, f = 1.0 MHz | | 12 | pF |
| C _{OUT} | Output capacitance | V _{OUT} = 0 V, f = 1.0 MHz | | 8 | pF |

Notes to Tables 27 through 30:


- (1) See the *Operating Requirements for Altera Devices Data Sheet*.
- (2) Minimum DC input is -0.5 V. During transitions, the inputs may undershoot to -2.0 V or overshoot to 5.75 V for input currents less than 100 mA and periods shorter than 20 ns.
- (3) Numbers in parentheses are for industrial-temperature-range devices.
- (4) Maximum V_{CC} rise time is 100 ms, and V_{CC} must rise monotonically.
- (5) Minimum DC input is -0.5 V. During transitions, the inputs may undershoot to -2.0 V or overshoot to the voltage shown in the following table based on input duty cycle for input currents less than 100 mA. The overshoot is dependent upon duty cycle of the signal. The DC case is equivalent to 100% duty cycle.

| | |
|-----------------|-----------------|
| V _{in} | Max. Duty Cycle |
| 4.0V | 100% (DC) |
| 4.1 | 90% |
| 4.2 | 50% |
| 4.3 | 30% |
| 4.4 | 17% |
| 4.5 | 10% |
- (6) All pins, including dedicated inputs, clock, I/O, and JTAG pins, may be driven before V_{CCINT} and V_{CCIO} are powered.
- (7) Typical values are for T_A = 25° C, V_{CCINT} = 1.8 V, and V_{CCIO} = 1.8 V, 2.5 V or 3.3 V.
- (8) These values are specified under the APEX 20KE device recommended operating conditions, shown in Table 24 on page 60.
- (9) Refer to *Application Note 117 (Using Selectable I/O Standards in Altera Devices)* for the V_{IH}, V_{IL}, V_{OH}, V_{OL}, and I_I parameters when V_{CCIO} = 1.8 V.
- (10) The APEX 20KE input buffers are compatible with 1.8-V, 2.5-V and 3.3-V (LVTTTL and LVCMOS) signals. Additionally, the input buffers are 3.3-V PCI compliant. Input buffers also meet specifications for GTL+, CTT, AGP, SSTL-2, SSTL-3, and HSTL.
- (11) The I_{OH} parameter refers to high-level TTL, PCI, or CMOS output current.
- (12) The I_{OL} parameter refers to low-level TTL, PCI, or CMOS output current. This parameter applies to open-drain pins as well as output pins.
- (13) This value is specified for normal device operation. The value may vary during power-up.
- (14) Pin pull-up resistance values will be lower if an external source drives the pin higher than V_{CCIO}.
- (15) Capacitance is sample-tested only.

Figure 33 shows the relationship between V_{CCIO} and V_{CCINT} for 3.3-V PCI compliance on APEX 20K devices.

Figure 35 shows the output drive characteristics of APEX 20KE devices.

Figure 35. Output Drive Characteristics of APEX 20KE Devices *Note (1)*



Note to Figure 35:

(1) These are transient (AC) currents.

Timing Model

The high-performance FastTrack and MegaLAB interconnect routing resources ensure predictable performance, accurate simulation, and accurate timing analysis. This predictable performance contrasts with that of FPGAs, which use a segmented connection scheme and therefore have unpredictable performance.

Figure 39. ESB Synchronous Timing Waveforms




Figure 40 shows the timing model for bidirectional I/O pin timing.

Table 46. EP20K200 External Bidirectional Timing Parameters

| Symbol | -1 Speed Grade | | -2 Speed Grade | | -3 Speed Grade | | Unit |
|-----------------------------|----------------|-----|----------------|-----|----------------|-----|------|
| | Min | Max | Min | Max | Min | Max | |
| $t_{\text{INSUBIDIR}} (1)$ | 1.9 | | 2.3 | | 2.6 | | ns |
| $t_{\text{INHDIR}} (1)$ | 0.0 | | 0.0 | | 0.0 | | ns |
| $t_{\text{OUTCOBIDIR}} (1)$ | 2.0 | 4.6 | 2.0 | 5.6 | 2.0 | 6.8 | ns |
| $t_{\text{XZBIDIR}} (1)$ | | 5.0 | | 5.9 | | 6.9 | ns |
| $t_{\text{ZXBIDIR}} (1)$ | | 5.0 | | 5.9 | | 6.9 | ns |
| $t_{\text{INSUBIDIR}} (2)$ | 1.1 | | 1.2 | | – | | ns |
| $t_{\text{INHDIR}} (2)$ | 0.0 | | 0.0 | | – | | ns |
| $t_{\text{OUTCOBIDIR}} (2)$ | 0.5 | 2.7 | 0.5 | 3.1 | – | – | ns |
| $t_{\text{XZBIDIR}} (2)$ | | 4.3 | | 5.0 | | – | ns |
| $t_{\text{ZXBIDIR}} (2)$ | | 4.3 | | 5.0 | | – | ns |

Table 47. EP20K400 External Timing Parameters

| Symbol | -1 Speed Grade | | -2 Speed Grade | | -3 Speed Grade | | Unit |
|------------------------|----------------|-----|----------------|-----|----------------|-----|------|
| | Min | Max | Min | Max | Min | Max | |
| $t_{\text{INSU}} (1)$ | 1.4 | | 1.8 | | 2.0 | | ns |
| $t_{\text{INH}} (1)$ | 0.0 | | 0.0 | | 0.0 | | ns |
| $t_{\text{OUTCO}} (1)$ | 2.0 | 4.9 | 2.0 | 6.1 | 2.0 | 7.0 | ns |
| $t_{\text{INSU}} (2)$ | 0.4 | | 1.0 | | – | | ns |
| $t_{\text{INH}} (2)$ | 0.0 | | 0.0 | | – | | ns |
| $t_{\text{OUTCO}} (2)$ | 0.5 | 3.1 | 0.5 | 4.1 | – | – | ns |

Table 48. EP20K400 External Bidirectional Timing Parameters

| Symbol | -1 Speed Grade | | -2 Speed Grade | | -3 Speed Grade | | Unit |
|-----------------------------|----------------|-----|----------------|-----|----------------|------|------|
| | Min | Max | Min | Max | Min | Max | |
| $t_{\text{INSUBIDIR}} (1)$ | 1.4 | | 1.8 | | 2.0 | | ns |
| $t_{\text{INHDIR}} (1)$ | 0.0 | | 0.0 | | 0.0 | | ns |
| $t_{\text{OUTCOBIDIR}} (1)$ | 2.0 | 4.9 | 2.0 | 6.1 | 2.0 | 7.0 | ns |
| $t_{\text{XZBIDIR}} (1)$ | | 7.3 | | 8.9 | | 10.3 | ns |
| $t_{\text{ZXBIDIR}} (1)$ | | 7.3 | | 8.9 | | 10.3 | ns |
| $t_{\text{INSUBIDIR}} (2)$ | 0.5 | | 1.0 | | – | | ns |
| $t_{\text{INHDIR}} (2)$ | 0.0 | | 0.0 | | – | | ns |
| $t_{\text{OUTCOBIDIR}} (2)$ | 0.5 | 3.1 | 0.5 | 4.1 | – | – | ns |
| $t_{\text{XZBIDIR}} (2)$ | | 6.2 | | 7.6 | | – | ns |
| $t_{\text{ZXBIDIR}} (2)$ | | 6.2 | | 7.6 | | – | ns |

Table 50. EP20K30E f_{MAX} ESB Timing Microparameters

| Symbol | -1 | | -2 | | -3 | | Unit |
|------------------|------|------|------|------|------|------|------|
| | Min | Max | Min | Max | Min | Max | |
| t_{ESBARC} | | 2.03 | | 2.86 | | 4.24 | ns |
| t_{ESBSRC} | | 2.58 | | 3.49 | | 5.02 | ns |
| t_{ESBAWC} | | 3.88 | | 5.45 | | 8.08 | ns |
| t_{ESBSWC} | | 4.08 | | 5.35 | | 7.48 | ns |
| $t_{ESBWASU}$ | 1.77 | | 2.49 | | 3.68 | | ns |
| t_{ESBWAH} | 0.00 | | 0.00 | | 0.00 | | ns |
| $t_{ESBWDSU}$ | 1.95 | | 2.74 | | 4.05 | | ns |
| t_{ESBWDH} | 0.00 | | 0.00 | | 0.00 | | ns |
| $t_{ESBRASU}$ | 1.96 | | 2.75 | | 4.07 | | ns |
| t_{ESBRAH} | 0.00 | | 0.00 | | 0.00 | | ns |
| $t_{ESBWESU}$ | 1.80 | | 2.73 | | 4.28 | | ns |
| t_{ESBWEH} | 0.00 | | 0.00 | | 0.00 | | ns |
| $t_{ESBDATASU}$ | 0.07 | | 0.48 | | 1.17 | | ns |
| $t_{ESBDATAH}$ | 0.13 | | 0.13 | | 0.13 | | ns |
| $t_{ESBWADDRSU}$ | 0.30 | | 0.80 | | 1.64 | | ns |
| $t_{ESBRADDRSU}$ | 0.37 | | 0.90 | | 1.78 | | ns |
| $t_{ESBDATACO1}$ | | 1.11 | | 1.32 | | 1.67 | ns |
| $t_{ESBDATACO2}$ | | 2.65 | | 3.73 | | 5.53 | ns |
| t_{ESBDD} | | 3.88 | | 5.45 | | 8.08 | ns |
| t_{PD} | | 1.91 | | 2.69 | | 3.98 | ns |
| $t_{PTERMSU}$ | 1.04 | | 1.71 | | 2.82 | | ns |
| $t_{PTERMCO}$ | | 1.13 | | 1.34 | | 1.69 | ns |

Table 51. EP20K30E f_{MAX} Routing Delays

| Symbol | -1 | | -2 | | -3 | | Unit |
|-------------|-----|------|-----|------|-----|------|------|
| | Min | Max | Min | Max | Min | Max | |
| t_{F1-4} | | 0.24 | | 0.27 | | 0.31 | ns |
| t_{F5-20} | | 1.03 | | 1.14 | | 1.30 | ns |
| t_{F20+} | | 1.42 | | 1.54 | | 1.77 | ns |

Table 52. EP20K30E Minimum Pulse Width Timing Parameters

| Symbol | -1 | | -2 | | -3 | | Unit |
|--------------------|------|-----|------|-----|------|-----|------|
| | Min | Max | Min | Max | Min | Max | |
| t _{CH} | 0.55 | | 0.78 | | 1.15 | | ns |
| t _{CL} | 0.55 | | 0.78 | | 1.15 | | ns |
| t _{CLRP} | 0.22 | | 0.31 | | 0.46 | | ns |
| t _{PREP} | 0.22 | | 0.31 | | 0.46 | | ns |
| t _{ESBCH} | 0.55 | | 0.78 | | 1.15 | | ns |
| t _{ESBCL} | 0.55 | | 0.78 | | 1.15 | | ns |
| t _{ESBWP} | 1.43 | | 2.01 | | 2.97 | | ns |
| t _{ESBRP} | 1.15 | | 1.62 | | 2.39 | | ns |

Table 53. EP20K30E External Timing Parameters

| Symbol | -1 | | -2 | | -3 | | Unit |
|-----------------------|------|------|------|------|------|------|------|
| | Min | Max | Min | Max | Min | Max | |
| t _{INSU} | 2.02 | | 2.13 | | 2.24 | | ns |
| t _{INH} | 0.00 | | 0.00 | | 0.00 | | ns |
| t _{OUTCO} | 2.00 | 4.88 | 2.00 | 5.36 | 2.00 | 5.88 | ns |
| t _{INSUPLL} | 2.11 | | 2.23 | | - | | ns |
| t _{INHPLL} | 0.00 | | 0.00 | | - | | ns |
| t _{OUTCOPLL} | 0.50 | 2.60 | 0.50 | 2.88 | - | - | ns |

Table 54. EP20K30E External Bidirectional Timing Parameters

| Symbol | -1 | | -2 | | -3 | | Unit |
|----------------------------|------|------|------|------|------|------|------|
| | Min | Max | Min | Max | Min | Max | |
| t _{INSUBIDIR} | 1.85 | | 1.77 | | 1.54 | | ns |
| t _{INHBIDIR} | 0.00 | | 0.00 | | 0.00 | | ns |
| t _{OUTCOBIDIR} | 2.00 | 4.88 | 2.00 | 5.36 | 2.00 | 5.88 | ns |
| t _{XZBIDIR} | | 7.48 | | 8.46 | | 9.83 | ns |
| t _{ZXBIDIR} | | 7.48 | | 8.46 | | 9.83 | ns |
| t _{INSUBIDIRPLL} | 4.12 | | 4.24 | | - | | ns |
| t _{INHBIDIRPLL} | 0.00 | | 0.00 | | - | | ns |
| t _{OUTCOBIDIRPLL} | 0.50 | 2.60 | 0.50 | 2.88 | - | - | ns |
| t _{XZBIDIRPLL} | | 5.21 | | 5.99 | | - | ns |
| t _{ZXBIDIRPLL} | | 5.21 | | 5.99 | | - | ns |

Table 64. EP20K100E Minimum Pulse Width Timing Parameters

| Symbol | -1 | | -2 | | -3 | | Unit |
|--------------------|------|-----|------|-----|------|-----|------|
| | Min | Max | Min | Max | Min | Max | |
| t _{CH} | 2.00 | | 2.00 | | 2.00 | | ns |
| t _{CL} | 2.00 | | 2.00 | | 2.00 | | ns |
| t _{CLRP} | 0.20 | | 0.20 | | 0.20 | | ns |
| t _{PREP} | 0.20 | | 0.20 | | 0.20 | | ns |
| t _{ESBCH} | 2.00 | | 2.00 | | 2.00 | | ns |
| t _{ESBCL} | 2.00 | | 2.00 | | 2.00 | | ns |
| t _{ESBWP} | 1.29 | | 1.53 | | 1.66 | | ns |
| t _{ESBRP} | 1.11 | | 1.29 | | 1.41 | | ns |

Table 65. EP20K100E External Timing Parameters

| Symbol | -1 | | -2 | | -3 | | Unit |
|-----------------------|------|------|------|------|------|------|------|
| | Min | Max | Min | Max | Min | Max | |
| t _{INSU} | 2.23 | | 2.32 | | 2.43 | | ns |
| t _{INH} | 0.00 | | 0.00 | | 0.00 | | ns |
| t _{OUTCO} | 2.00 | 4.86 | 2.00 | 5.35 | 2.00 | 5.84 | ns |
| t _{INSUPLL} | 1.58 | | 1.66 | | - | | ns |
| t _{INHPLL} | 0.00 | | 0.00 | | - | | ns |
| t _{OUTCOPLL} | 0.50 | 2.96 | 0.50 | 3.29 | - | - | ns |

Table 66. EP20K100E External Bidirectional Timing Parameters

| Symbol | -1 | | -2 | | -3 | | Unit |
|----------------------------|------|------|------|------|------|------|------|
| | Min | Max | Min | Max | Min | Max | |
| t _{INSUBIDIR} | 2.74 | | 2.96 | | 3.19 | | ns |
| t _{INHBIDIR} | 0.00 | | 0.00 | | 0.00 | | ns |
| t _{OUTCOBIDIR} | 2.00 | 4.86 | 2.00 | 5.35 | 2.00 | 5.84 | ns |
| t _{XZBIDIR} | | 5.00 | | 5.48 | | 5.89 | ns |
| t _{ZXBIDIR} | | 5.00 | | 5.48 | | 5.89 | ns |
| t _{INSUBIDIRPLL} | 4.64 | | 5.03 | | - | | ns |
| t _{INHBIDIRPLL} | 0.00 | | 0.00 | | - | | ns |
| t _{OUTCOBIDIRPLL} | 0.50 | 2.96 | 0.50 | 3.29 | - | - | ns |
| t _{XZBIDIRPLL} | | 3.10 | | 3.42 | | - | ns |
| t _{ZXBIDIRPLL} | | 3.10 | | 3.42 | | - | ns |

Table 69. EP20K160E t_{MAX} Routing Delays

| Symbol | -1 | | -2 | | -3 | | Unit |
|-------------|-----|------|-----|------|-----|------|------|
| | Min | Max | Min | Max | Min | Max | |
| t_{F1-4} | | 0.25 | | 0.26 | | 0.28 | ns |
| t_{F5-20} | | 1.00 | | 1.18 | | 1.35 | ns |
| t_{F20+} | | 1.95 | | 2.19 | | 2.30 | ns |

Table 70. EP20K160E Minimum Pulse Width Timing Parameters

| Symbol | -1 | | -2 | | -3 | | Unit |
|-------------|------|-----|------|-----|------|-----|------|
| | Min | Max | Min | Max | Min | Max | |
| t_{CH} | 1.34 | | 1.43 | | 1.55 | | ns |
| t_{CL} | 1.34 | | 1.43 | | 1.55 | | ns |
| t_{CLRP} | 0.18 | | 0.19 | | 0.21 | | ns |
| t_{PREP} | 0.18 | | 0.19 | | 0.21 | | ns |
| t_{ESBCH} | 1.34 | | 1.43 | | 1.55 | | ns |
| t_{ESBCL} | 1.34 | | 1.43 | | 1.55 | | ns |
| t_{ESBWP} | 1.15 | | 1.45 | | 1.73 | | ns |
| t_{ESBRP} | 0.93 | | 1.15 | | 1.38 | | ns |

Table 71. EP20K160E External Timing Parameters

| Symbol | -1 | | -2 | | -3 | | Unit |
|----------------|------|------|------|------|------|------|------|
| | Min | Max | Min | Max | Min | Max | |
| t_{INSU} | 2.23 | | 2.34 | | 2.47 | | ns |
| t_{INH} | 0.00 | | 0.00 | | 0.00 | | ns |
| t_{OUTCO} | 2.00 | 5.07 | 2.00 | 5.59 | 2.00 | 6.13 | ns |
| $t_{INSUPLL}$ | 2.12 | | 2.07 | | - | | ns |
| t_{INHPLL} | 0.00 | | 0.00 | | - | | ns |
| $t_{OUTCOPLL}$ | 0.50 | 3.00 | 0.50 | 3.35 | - | - | ns |

Table 72. EP20K160E External Bidirectional Timing Parameters

| Symbol | -1 | | -2 | | -3 | | Unit |
|----------------------------|------|------|------|------|------|------|------|
| | Min | Max | Min | Max | Min | Max | |
| $t_{\text{INSUBIDIR}}$ | 2.86 | | 3.24 | | 3.54 | | ns |
| t_{INHBDIR} | 0.00 | | 0.00 | | 0.00 | | ns |
| $t_{\text{OUTCOBIDIR}}$ | 2.00 | 5.07 | 2.00 | 5.59 | 2.00 | 6.13 | ns |
| t_{XZBDIR} | | 7.43 | | 8.23 | | 8.58 | ns |
| t_{ZBIDIR} | | 7.43 | | 8.23 | | 8.58 | ns |
| $t_{\text{INSUBIDIRPLL}}$ | 4.93 | | 5.48 | | - | | ns |
| $t_{\text{INHBDIRPLL}}$ | 0.00 | | 0.00 | | - | | ns |
| $t_{\text{OUTCOBIDIRPLL}}$ | 0.50 | 3.00 | 0.50 | 3.35 | - | - | ns |
| $t_{\text{XZBIDIRPLL}}$ | | 5.36 | | 5.99 | | - | ns |
| $t_{\text{ZBIDIRPLL}}$ | | 5.36 | | 5.99 | | - | ns |

Tables 73 through 78 describe f_{MAX} LE Timing Microparameters, f_{MAX} ESB Timing Microparameters, f_{MAX} Routing Delays, Minimum Pulse Width Timing Parameters, External Timing Parameters, and External Bidirectional Timing Parameters for EP20K200E APEX 20KE devices.

Table 73. EP20K200E f_{MAX} LE Timing Microparameters

| Symbol | -1 | | -2 | | -3 | | Unit |
|------------------|------|------|------|------|------|------|------|
| | Min | Max | Min | Max | Min | Max | |
| t_{SU} | 0.23 | | 0.24 | | 0.26 | | ns |
| t_{H} | 0.23 | | 0.24 | | 0.26 | | ns |
| t_{CO} | | 0.26 | | 0.31 | | 0.36 | ns |
| t_{LUT} | | 0.70 | | 0.90 | | 1.14 | ns |

Table 86. EP20K400E t_{MAX} ESB Timing Microparameters

| Symbol | -1 Speed Grade | | -2 Speed Grade | | -3 Speed Grade | | Unit |
|------------------|----------------|------|----------------|------|----------------|------|------|
| | Min | Max | Min | Max | Min | Max | |
| t_{ESBARC} | | 1.67 | | 1.91 | | 1.99 | ns |
| t_{ESBSRC} | | 2.30 | | 2.66 | | 2.93 | ns |
| t_{ESBAWC} | | 3.09 | | 3.58 | | 3.99 | ns |
| t_{ESBSWC} | | 3.01 | | 3.65 | | 4.05 | ns |
| $t_{ESBWASU}$ | 0.54 | | 0.63 | | 0.65 | | ns |
| t_{ESBWAH} | 0.36 | | 0.43 | | 0.42 | | ns |
| $t_{ESBWDSU}$ | 0.69 | | 0.77 | | 0.84 | | ns |
| t_{ESBWDH} | 0.36 | | 0.43 | | 0.42 | | ns |
| $t_{ESBRASU}$ | 1.61 | | 1.77 | | 1.86 | | ns |
| t_{ESBRAH} | 0.00 | | 0.00 | | 0.01 | | ns |
| $t_{ESBWESU}$ | 1.35 | | 1.47 | | 1.61 | | ns |
| t_{ESBWEH} | 0.00 | | 0.00 | | 0.00 | | ns |
| $t_{ESBDATASU}$ | -0.18 | | -0.30 | | -0.27 | | ns |
| $t_{ESBDATAH}$ | 0.13 | | 0.13 | | 0.13 | | ns |
| $t_{ESBWADDRSU}$ | -0.02 | | -0.11 | | -0.03 | | ns |
| $t_{ESBRADDRSU}$ | 0.06 | | -0.01 | | -0.05 | | ns |
| $t_{ESBDATACO1}$ | | 1.16 | | 1.40 | | 1.54 | ns |
| $t_{ESBDATACO2}$ | | 2.18 | | 2.55 | | 2.85 | ns |
| t_{ESBDD} | | 2.73 | | 3.17 | | 3.58 | ns |
| t_{PD} | | 1.57 | | 1.83 | | 2.07 | ns |
| $t_{PTERMSU}$ | 0.92 | | 0.99 | | 1.18 | | ns |
| $t_{PTERMCO}$ | | 1.18 | | 1.43 | | 1.17 | ns |

Table 94. EP20K600E Minimum Pulse Width Timing Parameters

| Symbol | -1 Speed Grade | | -2 Speed Grade | | -3 Speed Grade | | Unit |
|--------------------|----------------|-----|----------------|-----|----------------|-----|------|
| | Min | Max | Min | Max | Min | Max | |
| t _{CH} | 2.00 | | 2.50 | | 2.75 | | ns |
| t _{CL} | 2.00 | | 2.50 | | 2.75 | | ns |
| t _{CLRP} | 0.18 | | 0.26 | | 0.34 | | ns |
| t _{PREP} | 0.18 | | 0.26 | | 0.34 | | ns |
| t _{ESBCH} | 2.00 | | 2.50 | | 2.75 | | ns |
| t _{ESBCL} | 2.00 | | 2.50 | | 2.75 | | ns |
| t _{ESBWP} | 1.17 | | 1.68 | | 2.18 | | ns |
| t _{ESBRP} | 0.95 | | 1.35 | | 1.76 | | ns |

Table 95. EP20K600E External Timing Parameters

| Symbol | -1 Speed Grade | | -2 Speed Grade | | -3 Speed Grade | | Unit |
|-----------------------|----------------|------|----------------|------|----------------|------|------|
| | Min | Max | Min | Max | Min | Max | |
| t _{INSU} | 2.74 | | 2.74 | | 2.87 | | ns |
| t _{INH} | 0.00 | | 0.00 | | 0.00 | | ns |
| t _{OUTCO} | 2.00 | 5.51 | 2.00 | 6.06 | 2.00 | 6.61 | ns |
| t _{INSUPLL} | 1.86 | | 1.96 | | - | | ns |
| t _{INHPLL} | 0.00 | | 0.00 | | - | | ns |
| t _{OUTCOPLL} | 0.50 | 2.62 | 0.50 | 2.91 | - | - | ns |

Table 96. EP20K600E External Bidirectional Timing Parameters

| Symbol | -1 Speed Grade | | -2 Speed Grade | | -3 Speed Grade | | Unit |
|----------------------------|----------------|------|----------------|------|----------------|------|------|
| | Min | Max | Min | Max | Min | Max | |
| t _{INSUBIDIR} | 0.64 | | 0.98 | | 1.08 | | ns |
| t _{INHBIDIR} | 0.00 | | 0.00 | | 0.00 | | ns |
| t _{OUTCOBIDIR} | 2.00 | 5.51 | 2.00 | 6.06 | 2.00 | 6.61 | ns |
| t _{XZBIDIR} | | 6.10 | | 6.74 | | 7.10 | ns |
| t _{ZXBIDIR} | | 6.10 | | 6.74 | | 7.10 | ns |
| t _{INSUBIDIRPLL} | 2.26 | | 2.68 | | - | | ns |
| t _{INHBIDIRPLL} | 0.00 | | 0.00 | | - | | ns |
| t _{OUTCOBIDIRPLL} | 0.50 | 2.62 | 0.50 | 2.91 | - | - | ns |
| t _{XZBIDIRPLL} | | 3.21 | | 3.59 | | - | ns |
| t _{ZXBIDIRPLL} | | 3.21 | | 3.59 | | - | ns |

SRAM configuration elements allow APEX 20K devices to be reconfigured in-circuit by loading new configuration data into the device. Real-time reconfiguration is performed by forcing the device into command mode with a device pin, loading different configuration data, reinitializing the device, and resuming user-mode operation. In-field upgrades can be performed by distributing new configuration files.

Configuration Schemes

The configuration data for an APEX 20K device can be loaded with one of five configuration schemes (see Table 111), chosen on the basis of the target application. An EPC2 or EPC16 configuration device, intelligent controller, or the JTAG port can be used to control the configuration of an APEX 20K device. When a configuration device is used, the system can configure automatically at system power-up.

Multiple APEX 20K devices can be configured in any of five configuration schemes by connecting the configuration enable (nCE) and configuration enable output (nCEO) pins on each device.

Table 111. Data Sources for Configuration

| Configuration Scheme | Data Source |
|-------------------------------------|------------------------------------------------------------------------------------------|
| Configuration device | EPC1, EPC2, EPC16 configuration devices |
| Passive serial (PS) | MasterBlaster or ByteBlasterMV download cable or serial data source |
| Passive parallel asynchronous (PPA) | Parallel data source |
| Passive parallel synchronous (PPS) | Parallel data source |
| JTAG | MasterBlaster or ByteBlasterMV download cable or a microprocessor with a Jam or JBC File |



For more information on configuration, see *Application Note 116 (Configuring APEX 20K, FLEX 10K, & FLEX 6000 Devices.)*

Device Pin-Outs

See the Altera web site (<http://www.altera.com>) or the *Altera Digital Library* for pin-out information