E·XFL

Intel - EP20K600EFC672-3 Datasheet



Welcome to <u>E-XFL.COM</u>

Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

Details	
Product Status	Obsolete
Number of LABs/CLBs	2432
Number of Logic Elements/Cells	24320
Total RAM Bits	311296
Number of I/O	508
Number of Gates	1537000
Voltage - Supply	1.71V ~ 1.89V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	672-BBGA
Supplier Device Package	672-FBGA (27x27)
Purchase URL	https://www.e-xfl.com/product-detail/intel/ep20k600efc672-3

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

- Flexible clock management circuitry with up to four phase-locked loops (PLLs)
 - Built-in low-skew clock tree
 - Up to eight global clock signals
 - ClockLock[®] feature reducing clock delay and skew
 - ClockBoost[®] feature providing clock multiplication and division
 - ClockShiftTM programmable clock phase and delay shifting
- Powerful I/O features
 - Compliant with peripheral component interconnect Special Interest Group (PCI SIG) PCI Local Bus Specification, Revision 2.2 for 3.3-V operation at 33 or 66 MHz and 32 or 64 bits
 - Support for high-speed external memories, including DDR SDRAM and ZBT SRAM (ZBT is a trademark of Integrated Device Technology, Inc.)
 - Bidirectional I/O performance $(t_{CO} + t_{SU})$ up to 250 MHz
 - LVDS performance up to 840 Mbits per channel
 - Direct connection from I/O pins to local interconnect providing fast t_{CO} and t_{SU} times for complex logic
 - MultiVolt I/O interface support to interface with 1.8-V, 2.5-V, 3.3-V, and 5.0-V devices (see Table 3)
 - Programmable clamp to V_{CCIO}
 - Individual tri-state output enable control for each pin
 - Programmable output slew-rate control to reduce switching noise
 - Support for advanced I/O standards, including low-voltage differential signaling (LVDS), LVPECL, PCI-X, AGP, CTT, stubseries terminated logic (SSTL-3 and SSTL-2), Gunning transceiver logic plus (GTL+), and high-speed terminated logic (HSTL Class I)
 - Pull-up on I/O pins before and during configuration
- Advanced interconnect structure
 - Four-level hierarchical FastTrack[®] Interconnect structure providing fast, predictable interconnect delays
 - Dedicated carry chain that implements arithmetic functions such as fast adders, counters, and comparators (automatically used by software tools and megafunctions)
 - Dedicated cascade chain that implements high-speed, high-fan-in logic functions (automatically used by software tools and megafunctions)
 - Interleaved local interconnect allows one LE to drive 29 other LEs through the fast local interconnect
- Advanced packaging options
 - Available in a variety of packages with 144 to 1,020 pins (see Tables 4 through 7)
 - FineLine BGA[®] packages maximize board space efficiency
- Advanced software support
 - Software design support and automatic place-and-route provided by the Altera[®] Quartus[®] II development system for

Functional Description

APEX 20K devices incorporate LUT-based logic, product-term-based logic, and memory into one device. Signal interconnections within APEX 20K devices (as well as to and from device pins) are provided by the FastTrack[®] Interconnect—a series of fast, continuous row and column channels that run the entire length and width of the device.

Each I/O pin is fed by an I/O element (IOE) located at the end of each row and column of the FastTrack Interconnect. Each IOE contains a bidirectional I/O buffer and a register that can be used as either an input or output register to feed input, output, or bidirectional signals. When used with a dedicated clock pin, these registers provide exceptional performance. IOEs provide a variety of features, such as 3.3-V, 64-bit, 66-MHz PCI compliance; JTAG BST support; slew-rate control; and tri-state buffers. APEX 20KE devices offer enhanced I/O support, including support for 1.8-V I/O, 2.5-V I/O, LVCMOS, LVTTL, LVPECL, 3.3-V PCI, PCI-X, LVDS, GTL+, SSTL-2, SSTL-3, HSTL, CTT, and 3.3-V AGP I/O standards.

The ESB can implement a variety of memory functions, including CAM, RAM, dual-port RAM, ROM, and FIFO functions. Embedding the memory directly into the die improves performance and reduces die area compared to distributed-RAM implementations. Moreover, the abundance of cascadable ESBs ensures that the APEX 20K device can implement multiple wide memory blocks for high-density designs. The ESB's high speed ensures it can implement small memory blocks without any speed penalty. The abundance of ESBs ensures that designers can create as many different-sized memory blocks as the system requires. Figure 1 shows an overview of the APEX 20K device.



Each LE has two outputs that drive the local, MegaLAB, or FastTrack Interconnect routing structure. Each output can be driven independently by the LUT's or register's output. For example, the LUT can drive one output while the register drives the other output. This feature, called register packing, improves device utilization because the register and the LUT can be used for unrelated functions. The LE can also drive out registered and unregistered versions of the LUT output.


The APEX 20K architecture provides two types of dedicated high-speed data paths that connect adjacent LEs without using local interconnect paths: carry chains and cascade chains. A carry chain supports high-speed arithmetic functions such as counters and adders, while a cascade chain implements wide-input functions such as equality comparators with minimum delay. Carry and cascade chains connect LEs 1 through 10 in an LAB and all LABs in the same MegaLAB structure.

Carry Chain

The carry chain provides a very fast carry-forward function between LEs. The carry-in signal from a lower-order bit drives forward into the higherorder bit via the carry chain, and feeds into both the LUT and the next portion of the carry chain. This feature allows the APEX 20K architecture to implement high-speed counters, adders, and comparators of arbitrary width. Carry chain logic can be created automatically by the Quartus II software Compiler during design processing, or manually by the designer during design entry. Parameterized functions such as library of parameterized modules (LPM) and DesignWare functions automatically take advantage of carry chains for the appropriate functions.

The Quartus II software Compiler creates carry chains longer than ten LEs by linking LABs together automatically. For enhanced fitting, a long carry chain skips alternate LABs in a MegaLAB[™] structure. A carry chain longer than one LAB skips either from an even-numbered LAB to the next even-numbered LAB, or from an odd-numbered LAB to the next odd-numbered LAB. For example, the last LE of the first LAB in the upper-left MegaLAB structure carries to the first LE of the third LAB in the MegaLAB structure.

Figure 6 shows how an *n*-bit full adder can be implemented in n + 1 LEs with the carry chain. One portion of the LUT generates the sum of two bits using the input signals and the carry-in signal; the sum is routed to the output of the LE. The register can be bypassed for simple adders or used for accumulator functions. Another portion of the LUT and the carry chain logic generates the carry-out signal, which is routed directly to the carry-in signal of the next-higher-order bit. The final carry-out signal is routed to an LE, where it is driven onto the local, MegaLAB, or FastTrack Interconnect routing structures.






A row line can be driven directly by LEs, IOEs, or ESBs in that row. Further, a column line can drive a row line, allowing an LE, IOE, or ESB to drive elements in a different row via the column and row interconnect. The row interconnect drives the MegaLAB interconnect to drive LEs, IOEs, or ESBs in a particular MegaLAB structure.

A column line can be directly driven by LEs, IOEs, or ESBs in that column. A column line on a device's left or right edge can also be driven by row IOEs. The column line is used to route signals from one row to another. A column line can drive a row line; it can also drive the MegaLAB interconnect directly, allowing faster connections between rows.

Figure 10 shows how the FastTrack Interconnect uses the local interconnect to drive LEs within MegaLAB structures.





Embedded System Block

The ESB can implement various types of memory blocks, including dual-port RAM, ROM, FIFO, and CAM blocks. The ESB includes input and output registers; the input registers synchronize writes, and the output registers can pipeline designs to improve system performance. The ESB offers a dual-port mode, which supports simultaneous reads and writes at two different clock frequencies. Figure 17 shows the ESB block diagram.





Implementing Logic in ROM

In addition to implementing logic with product terms, the ESB can implement logic functions when it is programmed with a read-only pattern during configuration, creating a large LUT. With LUTs, combinatorial functions are implemented by looking up the results, rather than by computing them. This implementation of combinatorial functions can be faster than using algorithms implemented in general logic, a performance advantage that is further enhanced by the fast access times of ESBs. The large capacity of ESBs enables designers to implement complex functions in one logic level without the routing delays associated with linked LEs or distributed RAM blocks. Parameterized functions such as LPM functions can take advantage of the ESB automatically. Further, the Quartus II software can implement portions of a design with ESBs where appropriate.

Programmable Speed/Power Control

APEX 20K ESBs offer a high-speed mode that supports very fast operation on an ESB-by-ESB basis. When high speed is not required, this feature can be turned off to reduce the ESB's power dissipation by up to 50%. ESBs that run at low power incur a nominal timing delay adder. This Turbo Bit[™] option is available for ESBs that implement product-term logic or memory functions. An ESB that is not used will be powered down so that it does not consume DC current.

Designers can program each ESB in the APEX 20K device for either high-speed or low-power operation. As a result, speed-critical paths in the design can run at high speed, while the remaining paths operate at reduced power.

I/O Structure

The APEX 20K IOE contains a bidirectional I/O buffer and a register that can be used either as an input register for external data requiring fast setup times, or as an output register for data requiring fast clock-to-output performance. IOEs can be used as input, output, or bidirectional pins. For fast bidirectional I/O timing, LE registers using local routing can improve setup times and OE timing. The Quartus II software Compiler uses the programmable inversion option to invert signals from the row and column interconnect automatically where appropriate. Because the APEX 20K IOE offers one output enable per pin, the Quartus II software Compiler can emulate open-drain operation efficiently.

The APEX 20K IOE includes programmable delays that can be activated to ensure zero hold times, minimum clock-to-output times, input IOE register-to-core register transfers, or core-to-output IOE register transfers. A path in which a pin directly drives a register may require the delay to ensure zero hold time, whereas a path in which a pin drives a register through combinatorial logic may not require the delay.

Clock Phase & Delay Adjustment

The APEX 20KE ClockShift feature allows the clock phase and delay to be adjusted. The clock phase can be adjusted by 90° steps. The clock delay can be adjusted to increase or decrease the clock delay by an arbitrary amount, up to one clock period.

LVDS Support

Two PLLs are designed to support the LVDS interface. When using LVDS, the I/O clock runs at a slower rate than the data transfer rate. Thus, PLLs are used to multiply the I/O clock internally to capture the LVDS data. For example, an I/O clock may run at 105 MHz to support 840 megabits per second (Mbps) LVDS data transfer. In this example, the PLL multiplies the incoming clock by eight to support the high-speed data transfer. You can use PLLs in EP20K400E and larger devices for high-speed LVDS interfacing.

Lock Signals

The APEX 20KE ClockLock circuitry supports individual LOCK signals. The LOCK signal drives high when the ClockLock circuit has locked onto the input clock. The LOCK signals are optional for each ClockLock circuit; when not used, they are I/O pins.

ClockLock & ClockBoost Timing Parameters

For the ClockLock and ClockBoost circuitry to function properly, the incoming clock must meet certain requirements. If these specifications are not met, the circuitry may not lock onto the incoming clock, which generates an erroneous clock within the device. The clock generated by the ClockLock and ClockBoost circuitry must also meet certain specifications. If the incoming clock meets these requirements during configuration, the APEX 20K ClockLock and ClockBoost circuitry will lock onto the clock during configuration. The circuit will be ready for use immediately after configuration. In APEX 20KE devices, the clock input standard is programmable, so the PLL cannot respond to the clock until the device is configured. The PLL locks onto the input clock as soon as configuration is complete. Figure 30 shows the incoming and generated clock specifications.

For more information on ClockLock and ClockBoost circuitry, see Application Note 115: Using the ClockLock and ClockBoost PLL Features in APEX Devices.

Notes to Table 16:

- (1) To implement the ClockLock and ClockBoost circuitry with the Quartus II software, designers must specify the input frequency. The Quartus II software tunes the PLL in the ClockLock and ClockBoost circuitry to this frequency. The *f_{CLKDEV}* parameter specifies how much the incoming clock can differ from the specified frequency during device operation. Simulation does not reflect this parameter.
- (2) Twenty-five thousand parts per million (PPM) equates to 2.5% of input clock period.
- (3) During device configuration, the ClockLock and ClockBoost circuitry is configured before the rest of the device. If the incoming clock is supplied during configuration, the ClockLock and ClockBoost circuitry locks during configuration because the t_{LOCK} value is less than the time required for configuration.
- (4) The t_{IITTER} specification is measured under long-term observation.

Tables 17 and 18 summarize the ClockLock and ClockBoost parameters for APEX 20KE devices.

Table 17. APEX 20KE ClockLock & ClockBoost Parameters Note (1)										
Symbol	Parameter	Conditions	Min	Тур	Мах	Unit				
t _R	Input rise time				5	ns				
t _F	Input fall time				5	ns				
t _{INDUTY}	Input duty cycle		40		60	%				
t _{INJITTER}	Input jitter peak-to-peak				2% of input period	peak-to- peak				
t _{OUTJITTER}	Jitter on ClockLock or ClockBoost- generated clock				0.35% of output period	RMS				
t _{OUTDUTY}	Duty cycle for ClockLock or ClockBoost-generated clock		45		55	%				
t _{LOCK} (2) _, (3)	Time required for ClockLock or ClockBoost to acquire lock				40	μs				

Table 2	Table 26. APEX 20K 5.0-V Tolerant Device Capacitance Notes (2), (14)									
Symbol	Parameter	Conditions	Min	Мах	Unit					
C _{IN}	Input capacitance	V _{IN} = 0 V, f = 1.0 MHz		8	pF					
C _{INCLK}	Input capacitance on dedicated clock pin	V _{IN} = 0 V, f = 1.0 MHz		12	pF					
C _{OUT}	Output capacitance	V _{OUT} = 0 V, f = 1.0 MHz		8	pF					

Notes to Tables 23 through 26:

- (1) See the Operating Requirements for Altera Devices Data Sheet.
- All APEX 20K devices are 5.0-V tolerant. (2)
- (3) Minimum DC input is -0.5 V. During transitions, the inputs may undershoot to -2.0 V or overshoot to 5.75 V for input currents less than 100 mA and periods shorter than 20 ns.
- Numbers in parentheses are for industrial-temperature-range devices. (4)
- Maximum V_{CC} rise time is 100 ms, and V_{CC} must rise monotonically. (5)
- All pins, including dedicated inputs, clock I/O, and JTAG pins, may be driven before V_{CCINT} and V_{CCIO} are (6) powered.
- (7)Typical values are for $T_A = 25^{\circ}$ C, $V_{CCINT} = 2.5$ V, and $V_{CCIO} = 2.5$ or 3.3 V.
- These values are specified in the APEX 20K device recommended operating conditions, shown in Table 26 on (8)page 62.
- (9) The APEX 20K input buffers are compatible with 2.5-V and 3.3-V (LVTTL and LVCMOS) signals. Additionally, the input buffers are 3.3-V PCI compliant when V_{CCIO} and V_{CCINT} meet the relationship shown in Figure 33 on page 68.
- (10) The I_{OH} parameter refers to high-level TTL, PCI or CMOS output current.
- (11) The I_{OL} parameter refers to low-level TTL, PCI, or CMOS output current. This parameter applies to open-drain pins as well as output pins.
- (12) This value is specified for normal device operation. The value may vary during power-up.
- (13) Pin pull-up resistance values will be lower if an external source drives the pin higher than V_{CCIO} .
- (14) Capacitance is sample-tested only.

Tables 27 through 30 provide information on absolute maximum ratings, recommended operating conditions, DC operating conditions, and capacitance for 1.8-V APEX 20KE devices.

Symbol	Parameter	Conditions	Min	Max	Unit
V _{CCINT}	Supply voltage	With respect to ground (2)	-0.5	2.5	V
V _{CCIO}			-0.5	4.6	V
VI	DC input voltage		-0.5	4.6	V
I _{OUT}	DC output current, per pin		-25	25	mA
T _{STG}	Storage temperature	No bias	-65	150	°C
T _{AMB}	Ambient temperature	Under bias	-65	135	°C
ΤJ	Junction temperature	PQFP, RQFP, TQFP, and BGA packages, under bias		135	°C
		Ceramic PGA packages, under bias		150	°C

Tables 40 through 42 show the f_{MAX} timing parameters for EP20K100, EP20K200, and EP20K400 APEX 20K devices.

Symbol	-1 Spee	d Grade	-2 Spee	d Grade	-3 Spee	d Grade	Units	
	Min	Max	Min	Max	Min	Max		
t _{SU}	0.5		0.6		0.8		ns	
t _H	0.7		0.8		1.0		ns	
t _{CO}		0.3		0.4		0.5	ns	
t _{lut}		0.8		1.0		1.3	ns	
t _{ESBRC}		1.7		2.1		2.4	ns	
t _{ESBWC}		5.7		6.9		8.1	ns	
t _{ESBWESU}	3.3		3.9		4.6		ns	
t _{ESBDATASU}	2.2		2.7		3.1		ns	
t _{ESBDATAH}	0.6		0.8		0.9		ns	
t _{ESBADDRSU}	2.4		2.9		3.3		ns	
t _{ESBDATACO1}		1.3		1.6		1.8	ns	
t _{ESBDATACO2}		2.6		3.1		3.6	ns	
t _{ESBDD}		2.5		3.3		3.6	ns	
t _{PD}		2.5		3.0		3.6	ns	
TERMSU	2.3		2.6		3.2		ns	
t _{PTERMCO}		1.5		1.8		2.1	ns	
t _{F1-4}		0.5		0.6		0.7	ns	
t _{F5-20}		1.6		1.7		1.8	ns	
t _{F20+}		2.2		2.2		2.3	ns	
t _{CH}	2.0		2.5		3.0		ns	
t _{CL}	2.0		2.5		3.0		ns	
t _{CLRP}	0.3		0.4		0.4		ns	
t _{PREP}	0.5		0.5		0.5		ns	
t _{ESBCH}	2.0		2.5		3.0		ns	
t _{ESBCL}	2.0		2.5		3.0		ns	
t _{ESBWP}	1.6		1.9		2.2		ns	
t _{ESBRP}	1.0		1.3		1.4		ns	

Symbol	-1		-	-2		-3	
	Min	Мах	Min	Max	Min	Max	
t _{CH}	0.55		0.78		1.15		ns
t _{CL}	0.55		0.78		1.15		ns
t _{CLRP}	0.22		0.31		0.46		ns
t _{PREP}	0.22		0.31		0.46		ns
t _{ESBCH}	0.55		0.78		1.15		ns
t _{ESBCL}	0.55		0.78		1.15		ns
t _{ESBWP}	1.43		2.01		2.97		ns
t _{ESBRP}	1.15		1.62		2.39		ns

Symbol	-1			-2		-3	
	Min	Мах	Min	Max	Min	Max	
t _{INSU}	2.02		2.13		2.24		ns
t _{INH}	0.00		0.00		0.00		ns
t _{outco}	2.00	4.88	2.00	5.36	2.00	5.88	ns
t _{INSUPLL}	2.11		2.23		-		ns
t _{INHPLL}	0.00		0.00		-		ns
toutcopll	0.50	2.60	0.50	2.88	-	-	ns

Symbol	-1		-2		-3		Unit
	Min	Max	Min	Max	Min	Max	
t _{insubidir}	1.85		1.77		1.54		ns
t _{inhbidir}	0.00		0.00		0.00		ns
t _{outcobidir}	2.00	4.88	2.00	5.36	2.00	5.88	ns
t _{XZBIDIR}		7.48		8.46		9.83	ns
t _{ZXBIDIR}		7.48		8.46		9.83	ns
t _{insubidirpll}	4.12		4.24		-		ns
t _{inhbidirpll}	0.00		0.00		-		ns
toutcobidirpll	0.50	2.60	0.50	2.88	-	-	ns
t _{XZBIDIRPLL}		5.21		5.99		-	ns
t _{ZXBIDIRPLL}		5.21		5.99		-	ns

Symbol	-1		-2		-3		Unit
	Min	Max	Min	Max	Min	Max	
t _{CH}	2.00		2.00		2.00		ns
t _{CL}	2.00		2.00		2.00		ns
t _{CLRP}	0.20		0.20		0.20		ns
t _{PREP}	0.20		0.20		0.20		ns
t _{ESBCH}	2.00		2.00		2.00		ns
t _{ESBCL}	2.00		2.00		2.00		ns
t _{ESBWP}	1.29		1.53		1.66		ns
t _{ESBRP}	1.11		1.29		1.41		ns

Table 65. EP20K100E External Timing Parameters										
Symbol	-1			-2		-3				
	Min	Max	Min	Max	Min	Max				
t _{INSU}	2.23		2.32		2.43		ns			
t _{INH}	0.00		0.00		0.00		ns			
t _{outco}	2.00	4.86	2.00	5.35	2.00	5.84	ns			
t _{INSUPLL}	1.58		1.66		-		ns			
t _{INHPLL}	0.00		0.00		-		ns			
t _{outcopll}	0.50	2.96	0.50	3.29	-	-	ns			

Symbol	-1		-2		-3		Unit
	Min	Max	Min	Max	Min	Max	
t _{insubidir}	2.74		2.96		3.19		ns
t _{inhbidir}	0.00		0.00		0.00		ns
t _{оитсовідія}	2.00	4.86	2.00	5.35	2.00	5.84	ns
t _{xzbidir}		5.00		5.48		5.89	ns
t _{zxbidir}		5.00		5.48		5.89	ns
t _{insubidirpll}	4.64		5.03		-		ns
t _{inhbidirpll}	0.00		0.00		-		ns
t _{outcobidirpll}	0.50	2.96	0.50	3.29	-	-	ns
t _{xzbidirpll}		3.10		3.42		-	ns
t _{ZXBIDIRPLL}		3.10		3.42		-	ns

Tables 67 through 72 describe f_{MAX} LE Timing Microparameters, f_{MAX} ESB Timing Microparameters, f_{MAX} Routing Delays, Minimum Pulse Width Timing Parameters, External Timing Parameters, and External Bidirectional Timing Parameters for EP20K160E APEX 20KE devices.

Table 67. EP2	Table 67. EP20K160E f _{MAX} LE Timing Microparameters											
Symbol	-1		-2		-3		Unit					
	Min	Max	Min	Max	Min	Max						
t _{SU}	0.22		0.24		0.26		ns					
t _H	0.22		0.24		0.26		ns					
t _{CO}		0.25		0.31		0.35	ns					
t _{LUT}		0.69		0.88		1.12	ns					

Symbol	-	1	-	-2		-3		
	Min	Max	Min	Max	Min	Max		
t _{ESBARC}		1.65		2.02		2.11	ns	
t _{ESBSRC}		2.21		2.70		3.11	ns	
t _{ESBAWC}		3.04		3.79		4.42	ns	
t _{ESBSWC}		2.81		3.56		4.10	ns	
t _{ESBWASU}	0.54		0.66		0.73		ns	
t _{ESBWAH}	0.36		0.45		0.47		ns	
t _{ESBWDSU}	0.68		0.81		0.94		ns	
t _{ESBWDH}	0.36		0.45		0.47		ns	
t _{ESBRASU}	1.58		1.87		2.06		ns	
t _{ESBRAH}	0.00		0.00		0.01		ns	
t _{ESBWESU}	1.41		1.71		2.00		ns	
t _{ESBWEH}	0.00		0.00		0.00		ns	
t _{ESBDATASU}	-0.02		-0.03		0.09		ns	
t _{ESBDATAH}	0.13		0.13		0.13		ns	
t _{ESBWADDRSU}	0.14		0.17		0.35		ns	
t _{ESBRADDRSU}	0.21		0.27		0.43		ns	
t _{ESBDATACO1}		1.04		1.30		1.46	ns	
t _{ESBDATACO2}		2.15		2.70		3.16	ns	
t _{ESBDD}		2.69		3.35		3.97	ns	
t _{PD}		1.55		1.93		2.29	ns	
t _{PTERMSU}	1.01		1.23		1.52		ns	
t _{PTERMCO}		1.06		1.32		1.04	ns	

Symbol	-1		-	-2		-3	
	Min	Max	Min	Max	Min	Max	
t _{ESBARC}		1.68		2.06		2.24	ns
t _{ESBSRC}		2.27		2.77		3.18	ns
t _{ESBAWC}		3.10		3.86		4.50	ns
t _{ESBSWC}		2.90		3.67		4.21	ns
t _{ESBWASU}	0.55		0.67		0.74		ns
t _{ESBWAH}	0.36		0.46		0.48		ns
t _{ESBWDSU}	0.69		0.83		0.95		ns
t _{ESBWDH}	0.36		0.46		0.48		ns
t _{ESBRASU}	1.61		1.90		2.09		ns
t _{ESBRAH}	0.00		0.00		0.01		ns
t _{ESBWESU}	1.42		1.71		2.01		ns
t _{ESBWEH}	0.00		0.00		0.00		ns
t _{ESBDATASU}	-0.06		-0.07		0.05		ns
t _{ESBDATAH}	0.13		0.13		0.13		ns
t _{ESBWADDRSU}	0.11		0.13		0.31		ns
t _{ESBRADDRSU}	0.18		0.23		0.39		ns
t _{ESBDATACO1}		1.09		1.35		1.51	ns
t _{ESBDATACO2}		2.19		2.75		3.22	ns
t _{ESBDD}		2.75		3.41		4.03	ns
t _{PD}		1.58		1.97		2.33	ns
t _{PTERMSU}	1.00		1.22		1.51		ns
t _{PTERMCO}		1.10		1.37		1.09	ns

Table 75. EP20K200E f _{MAX} Routing Delays										
Symbol	-	·1		-2	-:	Unit				
	Min	Max	Min	Max	Min	Max				
t _{F1-4}		0.25		0.27		0.29	ns			
t _{F5-20}		1.02		1.20		1.41	ns			
t _{F20+}		1.99		2.23		2.53	ns			

Tables 85 through 90 describe f_{MAX} LE Timing Microparameters, f_{MAX} ESB Timing Microparameters, f_{MAX} Routing Delays, Minimum Pulse Width Timing Parameters, External Timing Parameters, and External Bidirectional Timing Parameters for EP20K400E APEX 20KE devices.

Table 85. EP2	POK400E f _{max}	LE Timing Mic	roparameter	s			
Symbol	-1 Spee	ed Grade	-2 Spe	ed Grade	-3 Spee	d Grade	Unit
	Min	Max	Min	Max	Min	Max	
t _{SU}	0.23		0.23		0.23		ns
t _H	0.23		0.23		0.23		ns
t _{CO}		0.25		0.29		0.32	ns
t _{LUT}		0.70		0.83		1.01	ns

Symbol	-1 Spee	d Grade	-2 Spee	-2 Speed Grade		-3 Speed Grade		
	Min	Max	Min	Max	Min	Max		
t _{ESBARC}		1.67		1.91		1.99	ns	
t _{ESBSRC}		2.30		2.66		2.93	ns	
t _{ESBAWC}		3.09		3.58		3.99	ns	
t _{ESBSWC}		3.01		3.65		4.05	ns	
t _{ESBWASU}	0.54		0.63		0.65		ns	
t _{ESBWAH}	0.36		0.43		0.42		ns	
t _{ESBWDSU}	0.69		0.77		0.84		ns	
t _{ESBWDH}	0.36		0.43		0.42		ns	
t _{ESBRASU}	1.61		1.77		1.86		ns	
t _{ESBRAH}	0.00		0.00		0.01		ns	
t _{ESBWESU}	1.35		1.47		1.61		ns	
t _{ESBWEH}	0.00		0.00		0.00		ns	
t _{ESBDATASU}	-0.18		-0.30		-0.27		ns	
t _{ESBDATAH}	0.13		0.13		0.13		ns	
t _{ESBWADDRSU}	-0.02		-0.11		-0.03		ns	
t _{ESBRADDRSU}	0.06		-0.01		-0.05		ns	
t _{ESBDATACO1}		1.16		1.40		1.54	ns	
t _{ESBDATACO2}		2.18		2.55		2.85	ns	
t _{ESBDD}		2.73		3.17		3.58	ns	
t _{PD}		1.57		1.83		2.07	ns	
t _{PTERMSU}	0.92		0.99		1.18		ns	
t _{PTERMCO}		1.18		1.43		1.17	ns	

APEX 20K Programmable Logic Device Family Data Sheet

Table 87. EP2	OK400E f _{max}	Routing Delays	S				
Symbol	-1 Spee	ed Grade	-2 Spe	ed Grade	-3 Spee	d Grade	Unit
	Min	Max	Min	Max	Min	Мах	
t _{F1-4}		0.25		0.25		0.26	ns
t _{F5-20}		1.01		1.12		1.25	ns
t _{F20+}		3.71		3.92		4.17	ns

Symbol	-1 Spee	d Grade	-2 Spee	d Grade	-3 Spee	Unit	
	Min	Max	Min	Max	Min	Max	
t _{CH}	1.36		2.22		2.35		ns
t _{CL}	1.36		2.26		2.35		ns
t _{CLRP}	0.18		0.18		0.19		ns
t _{PREP}	0.18		0.18		0.19		ns
t _{ESBCH}	1.36		2.26		2.35		ns
t _{ESBCL}	1.36		2.26		2.35		ns
t _{ESBWP}	1.17		1.38		1.56		ns
t _{ESBRP}	0.94		1.09		1.25		ns

Table 89. EP20K400E External Timing Parameters										
Symbol	-1 Spee	d Grade	-2 Spec	ed Grade	-3 Speed Grade		Unit			
	Min	Max	Min	Max	Min	Max				
t _{INSU}	2.51		2.64		2.77		ns			
t _{INH}	0.00		0.00		0.00		ns			
t _{outco}	2.00	5.25	2.00	5.79	2.00	6.32	ns			
tINSUPLL	3.221		3.38		-		ns			
t _{INHPLL}	0.00		0.00		-		ns			
t _{outcopll}	0.50	2.25	0.50	2.45	-	-	ns			

Г

Table 108. EP20K1500E External Bidirectional Timing Parameters									
Symbol	-1 Speed Grade		-2 Spee	d Grade	-3 Spee	ed Grade	Unit		
	Min	Мах	Min	Max	Min	Max			
t _{insubidir}	3.47		3.68		3.99		ns		
t _{inhbidir}	0.00		0.00		0.00		ns		
t _{outcobidir}	2.00	6.18	2.00	6.81	2.00	7.36	ns		
t _{XZBIDIR}		6.91		7.62		8.38	ns		
t _{zxbidir}		6.91		7.62		8.38	ns		
t _{insubidirpll}	3.05		3.26				ns		
t _{inhbidirpll}	0.00		0.00				ns		
t _{outcobidirpll}	0.50	2.67	0.50	2.99			ns		
t _{xzbidirpll}		3.41		3.80			ns		
t _{ZXBIDIRPLL}		3.41		3.80			ns		

Tables 109 and 110 show selectable I/O standard input and output delays for APEX 20KE devices. If you select an I/O standard input or output delay other than LVCMOS, add or subtract the selected speed grade to or from the LVCMOS value.

Table 109. Selectab	le I/O Standa	ard Input Dela	ays				
Symbol	-1 Spee	-1 Speed Grade		ed Grade	-3 Spee	d Grade	Unit
	Min	Max	Min	Max	Min	Max	Min
LVCMOS		0.00		0.00		0.00	ns
LVTTL		0.00		0.00		0.00	ns
2.5 V		0.00		0.04		0.05	ns
1.8 V		-0.11		0.03		0.04	ns
PCI		0.01		0.09		0.10	ns
GTL+		-0.24		-0.23		-0.19	ns
SSTL-3 Class I		-0.32		-0.21		-0.47	ns
SSTL-3 Class II		-0.08		0.03		-0.23	ns
SSTL-2 Class I		-0.17		-0.06		-0.32	ns
SSTL-2 Class II		-0.16		-0.05		-0.31	ns
LVDS		-0.12		-0.12		-0.12	ns
CTT		0.00		0.00		0.00	ns
AGP		0.00		0.00		0.00	ns

Г

Revision History

The information contained in the *APEX 20K Programmable Logic Device Family Data Sheet* version 5.1 supersedes information published in previous versions.

Version 5.1

APEX 20K Programmable Logic Device Family Data Sheet version 5.1 contains the following changes:

- In version 5.0, the VI input voltage spec was updated in Table 28 on page 63.
- In version 5.0, *Note* (5) to Tables 27 through 30 was revised.
- Added *Note* (2) to Figure 21 on page 33.

Version 5.0

APEX 20K Programmable Logic Device Family Data Sheet version 5.0 contains the following changes:

- Updated Tables 23 through 26. Removed 2.5-V operating condition tables because all APEX 20K devices are now 5.0-V tolerant.
- Updated conditions in Tables 33, 38 and 39.
- Updated data for t_{ESBDATAH} parameter.

Version 4.3

APEX 20K Programmable Logic Device Family Data Sheet version 4.3 contains the following changes:

- Updated Figure 20.
- Updated *Note* (2) to Table 13.
- Updated notes to Tables 27 through 30.

Version 4.2

APEX 20K Programmable Logic Device Family Data Sheet version 4.2 contains the following changes:

- Updated Figure 29.
- Updated *Note* (1) to Figure 29.