

Welcome to **E-XFL.COM**

Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

| Details | |
|--------------------------------|------------------------------------------------------------|
| Product Status | Obsolete |
| Number of LABs/CLBs | 2560 |
| Number of Logic Elements/Cells | 2560 |
| Total RAM Bits | 32768 |
| Number of I/O | 93 |
| Number of Gates | 162000 |
| Voltage - Supply | 1.71V ~ 1.89V |
| Mounting Type | Surface Mount |
| Operating Temperature | 0°C ~ 85°C (TJ) |
| Package / Case | 144-BGA |
| Supplier Device Package | 144-FBGA (13x13) |
| Purchase URL | https://www.e-xfl.com/product-detail/intel/ep20k60efc144-1 |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

- Flexible clock management circuitry with up to four phase-locked loops (PLLs)
 - Built-in low-skew clock tree
 - Up to eight global clock signals
 - ClockLock[®] feature reducing clock delay and skew
 - ClockBoost[®] feature providing clock multiplication and division
 - ClockShift™ programmable clock phase and delay shifting

Powerful I/O features

- Compliant with peripheral component interconnect Special Interest Group (PCI SIG) PCI Local Bus Specification, Revision 2.2 for 3.3-V operation at 33 or 66 MHz and 32 or 64 bits
- Support for high-speed external memories, including DDR SDRAM and ZBT SRAM (ZBT is a trademark of Integrated Device Technology, Inc.)
- Bidirectional I/O performance ($t_{CO} + t_{SU}$) up to 250 MHz
- LVDS performance up to 840 Mbits per channel
- Direct connection from I/O pins to local interconnect providing fast t_{CO} and t_{SU} times for complex logic
- MultiVolt I/O interface support to interface with 1.8-V, 2.5-V, 3.3-V, and 5.0-V devices (see Table 3)
- Programmable clamp to V_{CCIO}
- Individual tri-state output enable control for each pin
- Programmable output slew-rate control to reduce switching noise
- Support for advanced I/O standards, including low-voltage differential signaling (LVDS), LVPECL, PCI-X, AGP, CTT, stubseries terminated logic (SSTL-3 and SSTL-2), Gunning transceiver logic plus (GTL+), and high-speed terminated logic (HSTL Class I)
- Pull-up on I/O pins before and during configuration

Advanced interconnect structure

- Four-level hierarchical FastTrack[®] Interconnect structure providing fast, predictable interconnect delays
- Dedicated carry chain that implements arithmetic functions such as fast adders, counters, and comparators (automatically used by software tools and megafunctions)
- Dedicated cascade chain that implements high-speed, high-fan-in logic functions (automatically used by software tools and megafunctions)
- Interleaved local interconnect allows one LE to drive 29 other LEs through the fast local interconnect

Advanced packaging options

- Available in a variety of packages with 144 to 1,020 pins (see Tables 4 through 7)
- FineLine BGA® packages maximize board space efficiency

Advanced software support

 Software design support and automatic place-and-route provided by the Altera® Quartus® II development system for

Each LE has two outputs that drive the local, MegaLAB, or FastTrack Interconnect routing structure. Each output can be driven independently by the LUT's or register's output. For example, the LUT can drive one output while the register drives the other output. This feature, called register packing, improves device utilization because the register and the LUT can be used for unrelated functions. The LE can also drive out registered and unregistered versions of the LUT output.

The APEX 20K architecture provides two types of dedicated high-speed data paths that connect adjacent LEs without using local interconnect paths: carry chains and cascade chains. A carry chain supports high-speed arithmetic functions such as counters and adders, while a cascade chain implements wide-input functions such as equality comparators with minimum delay. Carry and cascade chains connect LEs 1 through 10 in an LAB and all LABs in the same MegaLAB structure.

Carry Chain

The carry chain provides a very fast carry-forward function between LEs. The carry-in signal from a lower-order bit drives forward into the higher-order bit via the carry chain, and feeds into both the LUT and the next portion of the carry chain. This feature allows the APEX 20K architecture to implement high-speed counters, adders, and comparators of arbitrary width. Carry chain logic can be created automatically by the Quartus II software Compiler during design processing, or manually by the designer during design entry. Parameterized functions such as library of parameterized modules (LPM) and DesignWare functions automatically take advantage of carry chains for the appropriate functions.

The Quartus II software Compiler creates carry chains longer than ten LEs by linking LABs together automatically. For enhanced fitting, a long carry chain skips alternate LABs in a MegaLABTM structure. A carry chain longer than one LAB skips either from an even-numbered LAB to the next even-numbered LAB, or from an odd-numbered LAB to the next odd-numbered LAB. For example, the last LE of the first LAB in the upper-left MegaLAB structure carries to the first LE of the third LAB in the MegaLAB structure.

Figure 6 shows how an n-bit full adder can be implemented in n+1 LEs with the carry chain. One portion of the LUT generates the sum of two bits using the input signals and the carry-in signal; the sum is routed to the output of the LE. The register can be bypassed for simple adders or used for accumulator functions. Another portion of the LUT and the carry chain logic generates the carry-out signal, which is routed directly to the carryin signal of the next-higher-order bit. The final carry-out signal is routed to an LE, where it is driven onto the local, MegaLAB, or FastTrack Interconnect routing structures.







Figure 6. APEX 20K Carry Chain

Figure 8. APEX 20K LE Operating Modes







Notes to Figure 8:

- (1) LEs in normal mode support register packing.
- (2) There are two LAB-wide clock enables per LAB.
- (3) When using the carry-in in normal mode, the packed register feature is unavailable.
- (4) A register feedback multiplexer is available on LE1 of each LAB.
- (5) The DATA1 and DATA2 input signals can supply counter enable, up or down control, or register feedback signals for LEs other than the second LE in an LAB.
- (6) The LAB-wide synchronous clear and LAB wide synchronous load affect all registers in an LAB.

The counter mode uses two three-input LUTs: one generates the counter data, and the other generates the fast carry bit. A 2-to-1 multiplexer provides synchronous loading, and another AND gate provides synchronous clearing. If the cascade function is used by an LE in counter mode, the synchronous clear or load overrides any signal carried on the cascade chain. The synchronous clear overrides the synchronous load. LEs in arithmetic mode can drive out registered and unregistered versions of the LUT output.

Clear & Preset Logic Control

Logic for the register's clear and preset signals is controlled by LAB-wide signals. The LE directly supports an asynchronous clear function. The Quartus II software Compiler can use a NoT-gate push-back technique to emulate an asynchronous preset. Moreover, the Quartus II software Compiler can use a programmable NoT-gate push-back technique to emulate simultaneous preset and clear or asynchronous load. However, this technique uses three additional LEs per register. All emulation is performed automatically when the design is compiled. Registers that emulate simultaneous preset and load will enter an unknown state upon power-up or when the chip-wide reset is asserted.

In addition to the two clear and preset modes, APEX 20K devices provide a chip-wide reset pin (DEV_CLRn) that resets all registers in the device. Use of this pin is controlled through an option in the Quartus II software that is set before compilation. The chip-wide reset overrides all other control signals. Registers using an asynchronous preset are preset when the chip-wide reset is asserted; this effect results from the inversion technique used to implement the asynchronous preset.

FastTrack Interconnect

In the APEX 20K architecture, connections between LEs, ESBs, and I/O pins are provided by the FastTrack Interconnect. The FastTrack Interconnect is a series of continuous horizontal and vertical routing channels that traverse the device. This global routing structure provides predictable performance, even in complex designs. In contrast, the segmented routing in FPGAs requires switch matrices to connect a variable number of routing paths, increasing the delays between logic resources and reducing performance.

The FastTrack Interconnect consists of row and column interconnect channels that span the entire device. The row interconnect routes signals throughout a row of MegaLAB structures; the column interconnect routes signals throughout a column of MegaLAB structures. When using the row and column interconnect, an LE, IOE, or ESB can drive any other LE, IOE, or ESB in a device. See Figure 9.

The programmable register also supports an asynchronous clear function. Within the ESB, two asynchronous clears are generated from global signals and the local interconnect. Each macrocell can either choose between the two asynchronous clear signals or choose to not be cleared. Either of the two clear signals can be inverted within the ESB. Figure 15 shows the ESB control logic when implementing product-terms.

Dedicated Clocks Global Signals Local Interconnect Local Interconnect Local Interconnect Local Interconnect CLR1 CLKENA2 CLK1 CLKENA1 CLR₂

Figure 15. ESB Product-Term Mode Control Logic

Note to Figure 15:

(1) APEX 20KE devices have four dedicated clocks.

Parallel Expanders

Parallel expanders are unused product terms that can be allocated to a neighboring macrocell to implement fast, complex logic functions. Parallel expanders allow up to 32 product terms to feed the macrocell OR logic directly, with two product terms provided by the macrocell and 30 parallel expanders provided by the neighboring macrocells in the ESB.

The Quartus II software Compiler can allocate up to 15 sets of up to two parallel expanders per set to the macrocells automatically. Each set of two parallel expanders incurs a small, incremental timing delay. Figure 16 shows the APEX 20K parallel expanders.




Figure 18. Deep Memory Block Implemented with Multiple ESBs

The ESB implements two forms of dual-port memory: read/write clock mode and input/output clock mode. The ESB can also be used for bidirectional, dual-port memory applications in which two ports read or write simultaneously. To implement this type of dual-port memory, two or four ESBs are used to support two simultaneous reads or writes. This functionality is shown in Figure 19.




Figure 19. APEX 20K ESB Implementing Dual-Port RAM



For more information on APEX 20KE devices and CAM, see *Application Note 119 (Implementing High-Speed Search Applications with APEX CAM).*

Driving Signals to the ESB

ESBs provide flexible options for driving control signals. Different clocks can be used for the ESB inputs and outputs. Registers can be inserted independently on the data input, data output, read address, write address, WE, and RE signals. The global signals and the local interconnect can drive the WE and RE signals. The global signals, dedicated clock pins, and local interconnect can drive the ESB clock signals. Because the LEs drive the local interconnect, the LEs can control the WE and RE signals and the ESB clock, clock enable, and asynchronous clear signals. Figure 24 shows the ESB control signal generation logic.




Figure 24. ESB Control Signal Generation

Note to Figure 24:

(1) APEX 20KE devices have four dedicated clocks.

An ESB is fed by the local interconnect, which is driven by adjacent LEs (for high-speed connection to the ESB) or the MegaLAB interconnect. The ESB can drive the local, MegaLAB, or FastTrack Interconnect routing structure to drive LEs and IOEs in the same MegaLAB structure or anywhere in the device.

| Symbol | Parameter | I/O Standard | -1X Speed Grade | | -2X Speed Grade | | Units | |
|-------------------------|---------------------------------------------------|-------------------|-----------------|-----|-----------------|-----|-------|--|
| | | | Min | Max | Min | Max | | |
| f _{VCO} (4) | Voltage controlled oscillator operating range | | 200 | 500 | 200 | 500 | MHz | |
| f _{CLOCK0} | Clock0 PLL output frequency for internal use | | 1.5 | 335 | 1.5 | 200 | MHz | |
| f _{CLOCK1} | Clock1 PLL output frequency for internal use | | 20 | 335 | 20 | 200 | MHz | |
| f _{CLOCK0_EXT} | Output clock frequency for | 3.3-V LVTTL | 1.5 | 245 | 1.5 | 226 | MHz | |
| | external clock0 output | 2.5-V LVTTL | 1.5 | 234 | 1.5 | 221 | MHz | |
| | | 1.8-V LVTTL | 1.5 | 223 | 1.5 | 216 | MHz | |
| | | GTL+ | 1.5 | 205 | 1.5 | 193 | MHz | |
| | | SSTL-2 Class | 1.5 | 158 | 1.5 | 157 | MHz | |
| | | SSTL-2 Class | 1.5 | 142 | 1.5 | 142 | MHz | |
| | | SSTL-3 Class | 1.5 | 166 | 1.5 | 162 | MHz | |
| | | SSTL-3 Class | 1.5 | 149 | 1.5 | 146 | MHz | |
| | | LVDS | 1.5 | 420 | 1.5 | 350 | MHz | |
| CLOCKI LXII · | Output clock frequency for external clock1 output | 3.3-V LVTTL | 20 | 245 | 20 | 226 | MHz | |
| | | 2.5-V LVTTL | 20 | 234 | 20 | 221 | MHz | |
| | | 1.8-V LVTTL | 20 | 223 | 20 | 216 | MHz | |
| | | GTL+ | 20 | 205 | 20 | 193 | MHz | |
| | | SSTL-2 Class I | 20 | 158 | 20 | 157 | MHz | |
| | | SSTL-2 Class | 20 | 142 | 20 | 142 | MHz | |
| | | SSTL-3 Class | 20 | 166 | 20 | 162 | MHz | |
| | | SSTL-3 Class | 20 | 149 | 20 | 146 | MHz | |
| | | LVDS | 20 | 420 | 20 | 350 | MHz | |

IEEE Std. 1149.1 (JTAG) Boundary-Scan Support


All APEX 20K devices provide JTAG BST circuitry that complies with the IEEE Std. 1149.1-1990 specification. JTAG boundary-scan testing can be performed before or after configuration, but not during configuration. APEX 20K devices can also use the JTAG port for configuration with the Quartus II software or with hardware using either Jam Files (.jam) or Jam Byte-Code Files (.jbc). Finally, APEX 20K devices use the JTAG port to monitor the logic operation of the device with the SignalTap embedded logic analyzer. APEX 20K devices support the JTAG instructions shown in Table 19. Although EP20K1500E devices support the JTAG BYPASS and SignalTap instructions, they do not support boundary-scan testing or the use of the JTAG port for configuration.

| Table 19. APEX 20K JTAG Instructions | | | | | | |
|--------------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--|--|--|--|--|
| JTAG Instruction | Description | | | | | |
| SAMPLE/PRELOAD | Allows a snapshot of signals at the device pins to be captured and examined during normal device operation, and permits an initial data pattern to be output at the device pins. Also used by the SignalTap embedded logic analyzer. | | | | | |
| EXTEST | Allows the external circuitry and board-level interconnections to be tested by forcing a test pattern at the output pins and capturing test results at the input pins. | | | | | |
| BYPASS (1) | Places the 1-bit bypass register between the TDI and TDO pins, which allows the BST data to pass synchronously through selected devices to adjacent devices during normal device operation. | | | | | |
| USERCODE | Selects the 32-bit USERCODE register and places it between the TDI and TDO pins, allowing the USERCODE to be serially shifted out of TDO. | | | | | |
| IDCODE | Selects the IDCODE register and places it between TDI and TDO, allowing the IDCODE to be serially shifted out of TDO. | | | | | |
| ICR Instructions | Used when configuring an APEX 20K device via the JTAG port with a MasterBlaster TM or ByteBlasterMV TM download cable, or when using a Jam File or Jam Byte-Code File via an embedded processor. | | | | | |
| SignalTap Instructions (1) | Monitors internal device operation with the SignalTap embedded logic analyzer. | | | | | |

Note to Table 19:

(1) The EP20K1500E device supports the JTAG BYPASS instruction and the SignalTap instructions.

Figure 32. APEX 20K AC Test Conditions Note (1)



Note to Figure 32:

(1) Power supply transients can affect AC measurements. Simultaneous transitions of multiple outputs should be avoided for accurate measurement. Threshold tests must not be performed under AC conditions. Large-amplitude, fast-ground-current transients normally occur as the device outputs discharge the load capacitances. When these transients flow through the parasitic inductance between the device ground pin and the test system ground, significant reductions in observable noise immunity can result.

Operating Conditions

Tables 23 through 26 provide information on absolute maximum ratings, recommended operating conditions, DC operating conditions, and capacitance for 2.5-V APEX 20K devices.

| Table 2 | Table 23. APEX 20K 5.0-V Tolerant Device Absolute Maximum Ratings Notes (1), (2) | | | | | | | | | |
|--------------------|--------------------------------------------------------------------------------------|------------------------------------------------|------|------|------|--|--|--|--|--|
| Symbol | Parameter | Conditions | Min | Max | Unit | | | | | |
| V _{CCINT} | Supply voltage | With respect to ground (3) | -0.5 | 3.6 | V | | | | | |
| V _{CCIO} | | | -0.5 | 4.6 | V | | | | | |
| V _I | DC input voltage | | -2.0 | 5.75 | V | | | | | |
| I _{OUT} | DC output current, per pin | | -25 | 25 | mA | | | | | |
| T _{STG} | Storage temperature | No bias | -65 | 150 | ° C | | | | | |
| T _{AMB} | Ambient temperature | Under bias | -65 | 135 | ° C | | | | | |
| TJ | Junction temperature | PQFP, RQFP, TQFP, and BGA packages, under bias | | 135 | ° C | | | | | |
| | | Ceramic PGA packages, under bias | | 150 | °C | | | | | |

| Symbol | Parameter | Conditions | Min | Тур | Max | Unit |
|--------------------------------------------|---------------------------------------------------------------------------|-----------------------------------------------------------------------------------|-----|-----|-------------------------|------|
| V _{OL} | 3.3-V low-level TTL output voltage | I _{OL} = 12 mA DC, V _{CCIO} = 3.00 V (11) | | | 0.45 | V |
| | 3.3-V low-level CMOS output voltage | I _{OL} = 0.1 mA DC, V _{CCIO} = 3.00 V (11) | | | 0.2 | V |
| | 3.3-V low-level PCI output voltage | I _{OL} = 1.5 mA DC, V _{CCIO} = 3.00 to 3.60 V (11) | | | 0.1 × V _{CCIO} | V |
| | 2.5-V low-level output voltage | I _{OL} = 0.1 mA DC, V _{CCIO} = 2.30 V (11) | | | 0.2 | ٧ |
| | | I _{OL} = 1 mA DC, V _{CCIO} = 2.30 V (11) | | | 0.4 | ٧ |
| | | I _{OL} = 2 mA DC, V _{CCIO} = 2.30 V (11) | | | 0.7 | ٧ |
| I _I | Input pin leakage current | $V_1 = 5.75 \text{ to } -0.5 \text{ V}$ | -10 | | 10 | μΑ |
| I _{OZ} | Tri-stated I/O pin leakage current | $V_O = 5.75 \text{ to } -0.5 \text{ V}$ | -10 | | 10 | μΑ |
| I _{CC0} V _{CC} supply cu | V _{CC} supply current (standby) (All ESBs in power-down mode) | V _I = ground, no load, no toggling inputs, -1 speed grade (12) | | 10 | | mA |
| | | V _I = ground, no load, no toggling inputs, -2, -3 speed grades (12) | | 5 | | mA |
| R _{CONF} | Value of I/O pin pull-up resistor | V _{CCIO} = 3.0 V (13) | 20 | | 50 | W |
| | before and during configuration | V _{CCIO} = 2.375 V (13) | 30 | | 80 | W |

| Table 31. APEX 20K f _{MAX} Timing Parameters (Part 2 of 2) | | | | | | |
|---------------------------------------------------------------------|----------------------------------------------------|--|--|--|--|--|
| Symbol | Parameter | | | | | |
| t _{ESBDATACO2} | ESB clock-to-output delay without output registers | | | | | |
| t _{ESBDD} | ESB data-in to data-out delay for RAM mode | | | | | |
| t _{PD} | ESB macrocell input to non-registered output | | | | | |
| t _{PTERMSU} | ESB macrocell register setup time before clock | | | | | |
| t _{PTERMCO} | ESB macrocell register clock-to-output delay | | | | | |
| t _{F1-4} | Fanout delay using local interconnect | | | | | |
| t _{F5-20} | Fanout delay using MegaLab Interconnect | | | | | |
| t _{F20+} | Fanout delay using FastTrack Interconnect | | | | | |
| t _{CH} | Minimum clock high time from clock pin | | | | | |
| t _{CL} | Minimum clock low time from clock pin | | | | | |
| t _{CLRP} | LE clear pulse width | | | | | |
| t _{PREP} | LE preset pulse width | | | | | |
| t _{ESBCH} | Clock high time | | | | | |
| t _{ESBCL} | Clock low time | | | | | |
| t _{ESBWP} | Write pulse width | | | | | |
| t _{ESBRP} | Read pulse width | | | | | |

Tables 32 and 33 describe APEX 20K external timing parameters.

| Table 32. APEX 20K External Timing Parameters Note (1) | | | | | |
|--------------------------------------------------------|---------------------------------------------------------|--|--|--|--|
| Symbol | Clock Parameter | | | | |
| t _{INSU} | Setup time with global clock at IOE register | | | | |
| t _{INH} | Hold time with global clock at IOE register | | | | |
| t _{OUTCO} | Clock-to-output delay with global clock at IOE register | | | | |

| Table 33. APEX 20K External Bidirectional Timing Parameters Note (1) | | | | | | | |
|----------------------------------------------------------------------------|--------------------------------------------------------------------------------------------|------------|--|--|--|--|--|
| Symbol | Parameter | Conditions | | | | | |
| t _{INSUBIDIR} | Setup time for bidirectional pins with global clock at same-row or same-column LE register | | | | | | |
| t _{INHBIDIR} | Hold time for bidirectional pins with global clock at same-row or same-column LE register | | | | | | |
| ^t OUTCOBIDIR | Clock-to-output delay for bidirectional pins with global clock at IOE register | C1 = 10 pF | | | | | |
| t _{XZBIDIR} | Synchronous IOE output buffer disable delay | C1 = 10 pF | | | | | |
| t _{ZXBIDIR} | Synchronous IOE output buffer enable delay, slow slew rate = off | C1 = 10 pF | | | | | |

| Symbol | -1 Speed Grade | | -2 Spee | -2 Speed Grade | | d Grade | Units | |
|-------------------------|----------------|-----|---------|----------------|-----|---------|-------|--|
| | Min | Max | Min | Max | Min | Max | | |
| t _{SU} | 0.1 | | 0.3 | | 0.6 | | ns | |
| t _H | 0.5 | | 0.8 | | 0.9 | | ns | |
| t _{CO} | | 0.1 | | 0.4 | | 0.6 | ns | |
| t _{LUT} | | 1.0 | | 1.2 | | 1.4 | ns | |
| t _{ESBRC} | | 1.7 | | 2.1 | | 2.4 | ns | |
| t _{ESBWC} | | 5.7 | | 6.9 | | 8.1 | ns | |
| t _{ESBWESU} | 3.3 | | 3.9 | | 4.6 | | ns | |
| t _{ESBDATASU} | 2.2 | | 2.7 | | 3.1 | | ns | |
| t _{ESBDATAH} | 0.6 | | 0.8 | | 0.9 | | ns | |
| t _{ESBADDRSU} | 2.4 | | 2.9 | | 3.3 | | ns | |
| t _{ESBDATACO1} | | 1.3 | | 1.6 | | 1.8 | ns | |
| t _{ESBDATACO2} | | 2.5 | | 3.1 | | 3.6 | ns | |
| t _{ESBDD} | | 2.5 | | 3.3 | | 3.6 | ns | |
| t _{PD} | | 2.5 | | 3.1 | | 3.6 | ns | |
| t _{PTERMSU} | 1.7 | | 2.1 | | 2.4 | | ns | |
| t _{PTERMCO} | | 1.0 | | 1.2 | | 1.4 | ns | |
| t _{F1-4} | | 0.4 | | 0.5 | | 0.6 | ns | |
| t _{F5-20} | | 2.6 | | 2.8 | | 2.9 | ns | |
| t _{F20+} | | 3.7 | | 3.8 | | 3.9 | ns | |
| t _{CH} | 2.0 | | 2.5 | | 3.0 | | ns | |
| t _{CL} | 2.0 | | 2.5 | | 3.0 | | ns | |
| t _{CLRP} | 0.5 | | 0.6 | | 0.8 | | ns | |
| t _{PREP} | 0.5 | | 0.5 | | 0.5 | | ns | |
| t _{ESBCH} | 2.0 | | 2.5 | | 3.0 | | ns | |
| t _{ESBCL} | 2.0 | | 2.5 | | 3.0 | | ns | |
| t _{ESBWP} | 1.5 | | 1.9 | | 2.2 | | ns | |
| t _{ESBRP} | 1.0 | | 1.2 | | 1.4 | | ns | |

Tables 43 through 48 show the I/O external and external bidirectional timing parameter values for EP20K100, EP20K200, and EP20K400 APEX 20K devices.

| Table 43. EP20K100 External Timing Parameters | | | | | | | | |
|-----------------------------------------------|---------|----------|--------|----------------|-----|----------------|----|--|
| Symbol | -1 Spec | ed Grade | -2 Spe | -2 Speed Grade | | -3 Speed Grade | | |
| | Min | Max | Min | Max | Min | Max | | |
| t _{INSU} (1) | 2.3 | | 2.8 | | 3.2 | | ns | |
| t _{INH} (1) | 0.0 | | 0.0 | | 0.0 | | ns | |
| t _{OUTCO} (1) | 2.0 | 4.5 | 2.0 | 4.9 | 2.0 | 6.6 | ns | |
| t _{INSU} (2) | 1.1 | | 1.2 | | - | | ns | |
| t _{INH} (2) | 0.0 | | 0.0 | | _ | | ns | |
| t _{OUTCO} (2) | 0.5 | 2.7 | 0.5 | 3.1 | _ | 4.8 | ns | |

| Symbol | -1 Spee | ed Grade | -2 Spee | -2 Speed Grade | | d Grade | Unit |
|----------------------------|---------|----------|---------|----------------|-----|---------|------|
| | Min | Max | Min | Max | Min | Max | |
| t _{INSUBIDIR} (1) | 2.3 | | 2.8 | | 3.2 | | ns |
| t _{INHBIDIR} (1) | 0.0 | | 0.0 | | 0.0 | | ns |
| toutcobidir (1) | 2.0 | 4.5 | 2.0 | 4.9 | 2.0 | 6.6 | ns |
| t _{XZBIDIR} (1) | | 5.0 | | 5.9 | | 6.9 | ns |
| t _{ZXBIDIR} (1) | | 5.0 | | 5.9 | | 6.9 | ns |
| t _{INSUBIDIR} (2) | 1.0 | | 1.2 | | - | | ns |
| t _{INHBIDIR} (2) | 0.0 | | 0.0 | | - | | ns |
| toutcobidir (2) | 0.5 | 2.7 | 0.5 | 3.1 | - | - | ns |
| t _{XZBIDIR} (2) | | 4.3 | | 5.0 | | _ | ns |
| t _{ZXBIDIR} (2) | | 4.3 | | 5.0 | | _ | ns |

| Table 45. EP20K200 External Timing Parameters | | | | | | | | |
|-----------------------------------------------|---------|----------|--------|---------------------------|-----|---------|------|--|
| Symbol | -1 Spec | ed Grade | -2 Spe | -2 Speed Grade -3 Speed C | | d Grade | Unit | |
| | Min | Max | Min | Max | Min | Max | | |
| t _{INSU} (1) | 1.9 | | 2.3 | | 2.6 | | ns | |
| t _{INH} (1) | 0.0 | | 0.0 | | 0.0 | | ns | |
| t _{OUTCO} (1) | 2.0 | 4.6 | 2.0 | 5.6 | 2.0 | 6.8 | ns | |
| t _{INSU} (2) | 1.1 | | 1.2 | | _ | | ns | |
| t _{INH} (2) | 0.0 | | 0.0 | | _ | | ns | |
| t _{OUTCO} (2) | 0.5 | 2.7 | 0.5 | 3.1 | - | - | ns | |

| Table 87. EP2 | Table 87. EP20K400E f _{MAX} Routing Delays | | | | | | | | | |
|--------------------|-----------------------------------------------------|------|--------|----------|----------------|------|------|--|--|--|
| Symbol | -1 Speed Grade | | -2 Spe | ed Grade | -3 Speed Grade | | Unit | | | |
| | Min | Max | Min | Max | Min | Max | | | | |
| t _{F1-4} | | 0.25 | | 0.25 | | 0.26 | ns | | | |
| t _{F5-20} | | 1.01 | | 1.12 | | 1.25 | ns | | | |
| t _{F20+} | | 3.71 | | 3.92 | | 4.17 | ns | | | |

| Symbol | -1 Speed Grade | | -2 Speed Grade | | -3 Spee | Unit | |
|--------------------|----------------|-----|----------------|-----|---------|------|----|
| | Min | Max | Min | Max | Min | Max | 1 |
| t _{CH} | 1.36 | | 2.22 | | 2.35 | | ns |
| t _{CL} | 1.36 | | 2.26 | | 2.35 | | ns |
| t _{CLRP} | 0.18 | | 0.18 | | 0.19 | | ns |
| t _{PREP} | 0.18 | | 0.18 | | 0.19 | | ns |
| t _{ESBCH} | 1.36 | | 2.26 | | 2.35 | | ns |
| t _{ESBCL} | 1.36 | | 2.26 | | 2.35 | | ns |
| t _{ESBWP} | 1.17 | | 1.38 | | 1.56 | | ns |
| t _{ESBRP} | 0.94 | | 1.09 | | 1.25 | | ns |

| Table 89. EP20K400E External Timing Parameters | | | | | | | | | |
|------------------------------------------------|----------------|------|----------------|------|----------------|------|------|--|--|
| Symbol | -1 Speed Grade | | -2 Speed Grade | | -3 Speed Grade | | Unit | | |
| | Min | Max | Min | Max | Min | Max | 1 | | |
| t _{INSU} | 2.51 | | 2.64 | | 2.77 | | ns | | |
| t _{INH} | 0.00 | | 0.00 | | 0.00 | | ns | | |
| t _{OUTCO} | 2.00 | 5.25 | 2.00 | 5.79 | 2.00 | 6.32 | ns | | |
| t _{INSUPLL} | 3.221 | | 3.38 | | - | | ns | | |
| t _{INHPLL} | 0.00 | | 0.00 | | - | | ns | | |
| toutcople | 0.50 | 2.25 | 0.50 | 2.45 | - | - | ns | | |

| Table 92. EP20K600E f _{MAX} ESB Timing Microparameters | | | | | | | | | |
|-----------------------------------------------------------------|----------------|------|----------------|------|----------------|------|------|--|--|
| Symbol | -1 Speed Grade | | -2 Speed Grade | | -3 Speed Grade | | Unit | | |
| | Min | Max | Min | Max | Min | Max | | | |
| t _{ESBARC} | | 1.67 | | 2.39 | | 3.11 | ns | | |
| t _{ESBSRC} | | 2.27 | | 3.07 | | 3.86 | ns | | |
| t _{ESBAWC} | | 3.19 | | 4.56 | | 5.93 | ns | | |
| t _{ESBSWC} | | 3.51 | | 4.62 | | 5.72 | ns | | |
| t _{ESBWASU} | 1.46 | | 2.08 | | 2.70 | | ns | | |
| t _{ESBWAH} | 0.00 | | 0.00 | | 0.00 | | ns | | |
| t _{ESBWDSU} | 1.60 | | 2.29 | | 2.97 | | ns | | |
| t _{ESBWDH} | 0.00 | | 0.00 | | 0.00 | | ns | | |
| t _{ESBRASU} | 1.61 | | 2.30 | | 2.99 | | ns | | |
| t _{ESBRAH} | 0.00 | | 0.00 | | 0.00 | | ns | | |
| t _{ESBWESU} | 1.49 | | 2.30 | | 3.11 | | ns | | |
| t _{ESBWEH} | 0.00 | | 0.00 | | 0.00 | | ns | | |
| t _{ESBDATASU} | -0.01 | | 0.35 | | 0.71 | | ns | | |
| t _{ESBDATAH} | 0.13 | | 0.13 | | 0.13 | | ns | | |
| t _{ESBWADDRSU} | 0.19 | | 0.62 | | 1.06 | | ns | | |
| t _{ESBRADDRSU} | 0.25 | | 0.71 | | 1.17 | | ns | | |
| t _{ESBDATACO1} | | 1.01 | | 1.19 | | 1.37 | ns | | |
| t _{ESBDATACO2} | | 2.18 | | 3.12 | | 4.05 | ns | | |
| t _{ESBDD} | | 3.19 | | 4.56 | | 5.93 | ns | | |
| t _{PD} | | 1.57 | | 2.25 | | 2.92 | ns | | |
| t _{PTERMSU} | 0.85 | | 1.43 | | 2.01 | | ns | | |
| t _{PTERMCO} | | 1.03 | | 1.21 | | 1.39 | ns | | |

| Table 93. EP20K600E f _{MAX} Routing Delays | | | | | | | | | | |
|-----------------------------------------------------|---------|---------|--------|----------|----------------|------|------|--|--|--|
| Symbol | -1 Spee | d Grade | -2 Spe | ed Grade | -3 Speed Grade | | Unit | | | |
| | Min | Max | Min | Max | Min | Max | | | | |
| t _{F1-4} | | 0.22 | | 0.25 | | 0.26 | ns | | | |
| t _{F5-20} | | 1.26 | | 1.39 | | 1.52 | ns | | | |
| t _{F20+} | | 3.51 | | 3.88 | | 4.26 | ns | | | |

| Symbol | -1 Speed Grade | | -2 Speed Grade | | -3 Speed Grade | | Unit |
|--------------------|----------------|-----|----------------|-----|----------------|-----|------|
| | Min | Max | Min | Max | Min | Max | |
| t _{CH} | 2.00 | | 2.50 | | 2.75 | | ns |
| t _{CL} | 2.00 | | 2.50 | | 2.75 | | ns |
| t _{CLRP} | 0.18 | | 0.26 | | 0.34 | | ns |
| t _{PREP} | 0.18 | | 0.26 | | 0.34 | | ns |
| t _{ESBCH} | 2.00 | | 2.50 | | 2.75 | | ns |
| t _{ESBCL} | 2.00 | | 2.50 | | 2.75 | | ns |
| t _{ESBWP} | 1.17 | | 1.68 | | 2.18 | | ns |
| t _{ESBRP} | 0.95 | | 1.35 | | 1.76 | | ns |

| Symbol | -1 Speed Grade | | -2 Speed Grade | | -3 Speed Grade | | Unit |
|----------------------|----------------|------|----------------|------|----------------|------|------|
| | Min | Max | Min | Max | Min | Max | 1 |
| t _{INSU} | 2.74 | | 2.74 | | 2.87 | | ns |
| t _{INH} | 0.00 | | 0.00 | | 0.00 | | ns |
| t _{OUTCO} | 2.00 | 5.51 | 2.00 | 6.06 | 2.00 | 6.61 | ns |
| t _{INSUPLL} | 1.86 | | 1.96 | | - | | ns |
| t _{INHPLL} | 0.00 | | 0.00 | | = | | ns |
| toutcople | 0.50 | 2.62 | 0.50 | 2.91 | - | - | ns |

| Symbol | -1 Speed Grade | | -2 Spee | d Grade | -3 Spee | Unit | |
|---------------------------|----------------|------|---------|---------|---------|------|----|
| | Min | Max | Min | Max | Min | Max | 1 |
| t _{INSUBIDIR} | 0.64 | | 0.98 | | 1.08 | | ns |
| t _{INHBIDIR} | 0.00 | | 0.00 | | 0.00 | | ns |
| toutcobidir | 2.00 | 5.51 | 2.00 | 6.06 | 2.00 | 6.61 | ns |
| t _{XZBIDIR} | | 6.10 | | 6.74 | | 7.10 | ns |
| t _{ZXBIDIR} | | 6.10 | | 6.74 | | 7.10 | ns |
| t _{INSUBIDIRPLL} | 2.26 | | 2.68 | | - | | ns |
| t _{INHBIDIRPLL} | 0.00 | | 0.00 | | - | | ns |
| toutcobidirpll | 0.50 | 2.62 | 0.50 | 2.91 | - | - | ns |
| ^t xzbidirpll | | 3.21 | | 3.59 | | - | ns |
| tzxbidirpll | | 3.21 | | 3.59 | | - | ns |

Revision History

The information contained in the *APEX 20K Programmable Logic Device Family Data Sheet* version 5.1 supersedes information published in previous versions.

Version 5.1

APEX 20K Programmable Logic Device Family Data Sheet version 5.1 contains the following changes:

- In version 5.0, the VI input voltage spec was updated in Table 28 on page 63.
- In version 5.0, *Note* (5) to Tables 27 through 30 was revised.
- Added Note (2) to Figure 21 on page 33.

Version 5.0

APEX 20K Programmable Logic Device Family Data Sheet version 5.0 contains the following changes:

- Updated Tables 23 through 26. Removed 2.5-V operating condition tables because all APEX 20K devices are now 5.0-V tolerant.
- Updated conditions in Tables 33, 38 and 39.
- Updated data for t_{ESBDATAH} parameter.

Version 4.3

APEX 20K Programmable Logic Device Family Data Sheet version 4.3 contains the following changes:

- Updated Figure 20.
- Updated *Note* (2) to Table 13.
- Updated notes to Tables 27 through 30.

Version 4.2

APEX 20K Programmable Logic Device Family Data Sheet version 4.2 contains the following changes:

- Updated Figure 29.
- Updated *Note* (1) to Figure 29.



101 Innovation Drive San Jose, CA 95134 (408) 544-7000 http://www.altera.com Applications Hotline: (800) 800-EPLD Customer Marketing: (408) 544-7104 Literature Services: lit_req@altera.com Copyright © 2004 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and service marks of Altera Corporation in the U.S. and other countries. All other product or service names are the property of their respective holders. Altera products are protected under numerous U.S. and foreign patents and pending applications, mask work rights, and copyrights. Altera warrants performance of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes

to any products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Altera Corporation. Altera customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.

