

Welcome to **E-XFL.COM**

Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Obsolete
Number of LABs/CLBs	2560
Number of Logic Elements/Cells	2560
Total RAM Bits	32768
Number of I/O	196
Number of Gates	162000
Voltage - Supply	1.71V ~ 1.89V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	324-BGA
Supplier Device Package	324-FBGA (19x19)
Purchase URL	https://www.e-xfl.com/product-detail/intel/ep20k60efc324-1n

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

All APEX 20K devices are reconfigurable and are 100% tested prior to shipment. As a result, test vectors do not have to be generated for fault coverage purposes. Instead, the designer can focus on simulation and design verification. In addition, the designer does not need to manage inventories of different application-specific integrated circuit (ASIC) designs; APEX 20K devices can be configured on the board for the specific functionality required.

APEX 20K devices are configured at system power-up with data stored in an Altera serial configuration device or provided by a system controller. Altera offers in-system programmability (ISP)-capable EPC1, EPC2, and EPC16 configuration devices, which configure APEX 20K devices via a serial data stream. Moreover, APEX 20K devices contain an optimized interface that permits microprocessors to configure APEX 20K devices serially or in parallel, and synchronously or asynchronously. The interface also enables microprocessors to treat APEX 20K devices as memory and configure the device by writing to a virtual memory location, making reconfiguration easy.

After an APEX 20K device has been configured, it can be reconfigured in-circuit by resetting the device and loading new data. Real-time changes can be made during system operation, enabling innovative reconfigurable computing applications.

APEX 20K devices are supported by the Altera Quartus II development system, a single, integrated package that offers HDL and schematic design entry, compilation and logic synthesis, full simulation and worst-case timing analysis, SignalTap logic analysis, and device configuration. The Quartus II software runs on Windows-based PCs, Sun SPARCstations, and HP 9000 Series 700/800 workstations.

The Quartus II software provides NativeLink interfaces to other industry-standard PC- and UNIX workstation-based EDA tools. For example, designers can invoke the Quartus II software from within third-party design tools. Further, the Quartus II software contains built-in optimized synthesis libraries; synthesis tools can use these libraries to optimize designs for APEX 20K devices. For example, the Synopsys Design Compiler library, supplied with the Quartus II development system, includes DesignWare functions optimized for the APEX 20K architecture.




Figure 6. APEX 20K Carry Chain

The counter mode uses two threathLUTs: one generates the counter data, and the other generates the fast carry bit. A 2-to-1 multiplexer provides synchronous clearing, and anotheANDgate provides synchronous clearing. If the cascade figmc used by an LE in counter mode, the synchronous clear or logaderrides any signal carried on the cascade chain. The synchronous clear overrides the synchronous load. LEs in arithmetic mode can drive out registered and unregistered versions of the LUT output.

Clear & Preset Logic Control

Logic for the register's clear and presignals is controlled by LAB-wide signals. The LE directly supports an asynchronous clear function. The Quartus II software Compiler can usla@T-gate push-back technique to emulate an asynchronous preset. Moreover, the Quartus II software Compiler can use a programmableOT-gate push-back technique to emulate simultaneous preset and clear asynchronous and. However, this technique uses three additions per register. All emulation is performed automatically when thesign is compiled. Registers that emulate simultaneous preset and loadil enter an unknown state upon power-up or when the chippide reset is asserted.

In addition to the two clear and spet modes, APEX 20K devices provide a chip-wide reset pind EV_CLR) that resets all registers in the device. Use of this pin is controlled throughoption in the Quartus II software that is set before compilation. Thip-wide reset overrides all other control signals. Registers using any mach ronous preset are preset when the chip-wide reset is asserted; this effect results from the inversion technique used to implement asynchronous preset.

FastTrack Interconnect

In the APEX 20K architecture, connections between LEs, ESBs, and I/O pins are provided by the Fastatk Interconnect. The FastTrack Interconnect is a series continuous horizoaltand vertical routing channels that traverse the devices thousand routing structure provides predictable performance, even in complex designs. In contrast, the segmented routing in FPGAs requis switch matrices to connect a variable number of routing paths, increasing the delays between logic resources and reducing performance.

The FastTrack Interconne consists of row and column interconnect channels that span the entire device row interconne routes signals throughout a row of MegaLAB structure column interconnect routes signals throughout a column of Mega structures. When using the row and column interconnect, an LE, IOE, or ESB can drive any other LE, IOE, or ESB in a device. Seegure 9.

Figure 11 shows the intersection of war and column interconnect, and how these forms of interconnects and LEs drive each other.




Figure 11. Driving the FastTrack Interconnect

APEX 20KE devices include an enhance interconnect structure for faster routing of input signals with high faut. Column I/O pins can drive the FastRow interconnect, which routes signals directly into the local interconnect without vinag to drive through the MegaLAB interconnect. FastRow lines traverse two MegaLABBuctures. Also, these pins can drive the local interconnect directly fast setup times. On EP20K300E and larger devices, the FastRow interconnect drives the two MegaLABs in the top left corner, the two MegaLiABshe top right corner, the two MegaLABS in the bottom left corner, and the two MegaLABs in the bottom right corner. On EP20K2@dd smaller devices, FastRow interconnect drives the two MegaLABs sthe top and the two MegaLABs on the bottom of the device. On all devices, the FastRow interconnect drives all local interconnect in the appropriate MegaLABs except the local interconnect on the side of the MARGODPOSITE the ESB. Pins using the FastRow interconnect achieve a faster set-up time, as the signal does no need to use a MegaLAB interconnent to reach the destination LE. Figure 12 shows the FastRow interconnect.

Select Vertical I/O Pins FastRow Interconnect IOE IOE IOE IOE Drive Local Interconnect FastRow Drives Local Interconnect and FastRow Interconnect in Two MegaLAB Structures Interconnect Local Interconnect LEs MegaLAB MegaLAB *LABs*

Figure 12. APEX 20KE FastRow Interconnect

Table 9 summarizes how various elements the APEX 20K architecture drive each other.

ESBs can implement synchronous RM, which is easier to use than asynchronous RAM. A circuit usinasynchronous RAM must generate the RAM write enable (I) signal, while ensuring the its data and address signals meet setup and hold time specifications relative (I) signal. In contrast, the ESB s synchronous RAM generates it (I) signal and is self-timed with respect to the global clock. Circuits using the ESB s self-timed RAM must only meet the setup and time specifications of the global clock.

ESB inputs are driven by the adjackerdal interconnect, which in turn can be driven by the MegaLAB or Fasatck Interconnect. Because the ESB can be driven by the local interconnect, an adjacent LE can drive it directly for fast memory access. ESB outputs the MegaLAB and FastTrack Interconnect. In additionen ESB outputs, nine of which are unique output lines, drive the local intermect for fast connection to adjacent LEs or for fast feedbaproduct-term logic.

When implementing memory, each ESB can be configured in any of the following sizes: 12&16, 25&8, 51&4, 1,02&2, or 2,04&1. By combining multiple ESBs, the Quartus II software implements larger memory blocks automatically. For example, two \$126 RAM blocks can be combined to form a \$282 RAM block, and two \$12 RAM blocks can be combined to form a \$22RAM block. Memory performance does not degrade for memory blocks top 2,048 words deep. Each ESB can implement a 2,048-word-deep memory blocks are used in parallel, eliminating the need for any extermentrol logic and its associated delays.

To create a high-speed memory blobbat is more than 2,048 words deep, ESBs drive tri-state lines. Each tri-state line connects all ESBs in a column of MegaLAB structures, and drives MegaLAB interconnect and row and column FastTrack become throughouthe column. Each ESB incorporates a programmable decoderactivate the tri-state driver appropriately. For instance, to implient 8,192-word-deep memory, four ESBs are used. Eleven address lines drive the ESB memory, and two more drive the tri-state decoder. Decling on which 2,048-word memory page is selected, the appropriate Efficier is turned on, driving the output to the tri-state line. Obsertus II software automatically combines ESBs with tri-state lines form deeper memory blocks. The internal tri-state control logic is great to avoid internal contention and floating lines. Seeigure 18

Input/Output Clock Mode

The input/output clock mode contaits occlocks. One clock controls all registers for inputs into the ESB: data in WERE read address, and write address. The other clock controls ESB data output registers. The ESB also supports clock enable and input/one clear signals; these signals also control the reading and ting of regists rindependently. Input/output clock mode is commonly sed for applications where the reads and writes occur at the sanstesy frequency, but require different clock enable signals for timput and output registers gure 21 shows the ESB in input/output clock mode.




Figure 21. ESB in Input/Output Clock Modete (1)


Notes to Figure 21

- (1) All registers can be cleared asynchrousing by ESB local interconnect signglisbal signals, or the chip-wide reset.
- (2) APEX 20KE devices have four dedicated clocks.

Single-Port Mode

The APEX 20K ESB also supports a single-port mode, which is used when simultaneous read and writes are not required. Siegere 22

Figure 23. APEX 20KE CAM Block Diagram



CAM can be used in any application requiring high-speed searches, such as networking, communications, data compression, and cache management.

The APEX 20KE on-chip CAM providesaster system performance than traditional discrete CAM. Integrating CAM and logic into the APEX 20KE device eliminates off-chip and on-chip delays, improving system performance.

When in CAM mode, the ESB implements 32-word, 32-bit CAM. Wider or deeper CAM can be implemented byombining multiple CAMs with some ancillary logic implemented in LEs. The Quartus II software combines ESBs and LEs automatically to create larger CAMs.

CAM supports writing don t care tsiinto words of the memory. The don t-care bit can be used as askmoor CAM comparisons; any bit set to don t-care has no effect on matches.

The output of the CAM can be encode unencoded. When encoded, the ESB outputs an encoded address of the data s location. For instance, if the data is located in address, the ESB output 12. When unencoded, the ESB uses its 16 outputs to show their of the data over two clock cycles. In this case, if the data is located in addresse 12th output line goes high. When using unencoded outp, two clock cycles are required to read the output because a 16-bit butps is used to show the status of 32 words.

The encoded output is better suited for designs that ensure duplicate data is not written into the CAM duplicate data is when into two locations, the CAM s output will be incorrelftthe CAM may contain duplicate data, the unencoded output is at be solution; CAM with unencoded outputs can distinguishultiple data locations.

CAM can be pre-loaded with data during configuration, or it can be written during system operation. In most cases, two clock cycles are required to write each word into CAWhen don t-care bits are used, a third clock cycle is required.




Figure 29. APEX 20KE I/O Banks

Notes to Figure 29

- (1) For more information on placing Olpins in LVDS blocks, refer to to the Using LVDS Blocks Blo
- (2) If the LVDS input and output blocks are not used for LVDS, they can support all of the I/O standards and can be used as typoutput, or bidirectional pins with V_{CCIO} set to 3.3 V, 2.5 V, or 1.8 V.

Power Sequencing & Hot Socketing

Because APEX 20K and APEX 20KE vieces can be used in a mixed-voltage environment, they have bettersigned specifically to tolerate any possible power-up sequence. Therefore, their and V_{CCINT} power supplies may be powered in any order.

f For more information, pleasefer to the Power Sequencing Considerations section in theonfiguring APEX 20KE & APEX 20KC Deviceschapter of theonfiguration Devices Handbook

Signals can be driven into APEX 20K devices before and during power-up without damaging the device. In addition, APEX 20K devices do not drive out during power-up. Once operadjinconditions are reached and the device is configured, APEX 20K and APEX 20KE devices operate as specified by the user.

Under hot socketing conditions, APEX 20KE devices will not sustain any damage, but the I/O pins will drive out.

MultiVolt I/O Interface

The APEX device architecture properts the MultiVolt I/O interface feature, which allows APEX devices in all packages to interface with systems of different supply voltagThe devices have one set/OCpins for internal operation and input buffe/GCINT), and another set for I/O output drivers/CCIO).

The APEX 20KVCCINT pins must always be connected to a 2.5 V power supply. With a 2.5-V ¿CINT level, input pins ar@.5-V, 3.3-V, and 5.0-V tolerant. The CCIO pins can be connected to either a 2.5-V or 3.3-V power supply, depending on the diput requirements. Whe CCIO pins are connected to a 2.5-V power supply, the output levels are compatible with 2.5-V systems. When the CIO pins are connected to a 3.3-V power supply, the output highs 3.3 V and is compatible with 3.3-V or 5.0-V systems.

Table 12 summarizes 5.0-V tolerant EXP 20K MultiVolt I/O support.

Table 12. 5.0-V Tolerant APEX 20K MultiVolt I/O Support						
V _{CCIO} (V)	(V) Input Signals (V)			(Output Sig	jnals (V)
	2.5 3.3 5.0 2.5 3.3				5.0	
2	V	v v (1) v (1) v				
3	V	V	v (1)	v (2)	V	V

Notes to Table 12

- (1) The PCI clamping diode musbe disabled to drive amput with voltages higher than V_{CCIO} .
- (2) When $V_{CIO} = 3.3$ V, an APEX 20K devicence a 2.5-V device with 3.3-V tolerant inputs.

Open-drain output pins on 5.0-V tolerant APEX 20K devices (with a pull-up resistor to the 5.0-V supply) draive 5.0-V CMOS input pins that require a V_H of 3.5 V. When the pin is in retithe trace will be pulled up to 5.0 V by the resistor. The open-drainwill only drive low or tri-state; it will never drive high. The rise time is dependent on the value of the pull-up resistor and load impedance. The lcurrent specification should be considered when selecting a pull-up resistor.

Table 29. APEX 20KE Device DC Operating ConditionsNotes (7)(8) (9)

Symbol Conditions Тур Parameter Min Max V_{H} **J**D × Vn (10)њ V_{L} 6 60 $\times V_{\mathbf{D}}$ V (10) 酶 I_{ED} =2460 Ve 2 386 $V_{\mathbf{D}}$ **-6**V (11) W I_O → → $v_{\mathbf{0}}$ -0 $V_{\mathbf{0}}$ **-6**V (11)B = 840 Mark I $\theta \times V_{\mathbf{D}}$ **-06**V $V_{\mathbf{D}}$ (11) **⊕** ■ 2 獙 (11) $V_{\mathbf{D}}$ In ⊫Ma 0 $V_{\mathbf{D}}$ **₽**V (11) I_D =2450 7 $V_{\mathbf{D}}$ (11) I_D =2460 $V_{\mathbf{D}}$ 386 0 $V_{\mathbf{D}}$ **-6**V (12)V 344 I_D =0400 0 (12) $V_{\mathbf{D}}$ D = 5400 SAMPLE I $\times V_{0}$ **-06**V $V_{\mathbf{D}}$ (12)蛐 D = 1040 (12) $V_{\mathbf{D}}$

I_D =1400

I_D = 2400 V_D =

լ**=46**V

o **≇6**V

Vլ≢dobh

V_I **zdib**h

ija je

₽ 2344

V_O ±9V

 $V_{\mathbf{D}}$

 v_{o}

-3V

∄V

₽V

(12)

(12)

(14)

(14)

(14)

(13)

(13)

0

0

θ

б

 $v_{\mathbf{0}}$

V

Unit

 I_{I}

Ιø

 $I_{\mathbb{C}}$

R

tile

alita V

V_C ⊭

(Ephh

Militio

646

0

0

5

ĮA.

A

k

k

ıΑn

Table 41. EP20K	200 _{MAX} Timi	ng Paramete	ers				
Symbol	-1 Sp€	eed Grade	-2 Speed Grade -3			Speed Gr	adUnits
	Min	Max	Min	Max	Min	Max	
t _{SJ}	6		6	8		B	
t _H	Ø		0	0		В	
t_{O}		θ		0	6	Ð	
$t_{\rm I\!U}$		0		0	3	B	
$t_{\mathbf{R}}$		1		2	2	B	
t r		3		Ø	8	В	
t _{EV}	3		9	4		В	
t _{re}	2		2	3		Ð	
t _m	б		0	9		Ð	
t _{B0}	2		2	3		Ð	
t _m		3		6	8	Ð	
t _m		Ø		3	в	Ð	
t _B o		3		3	в	Ð	
t _D		3		θ	в	Ð	
t _{rei}	3		2	3		Ð	
t _{rea}		5		8	2	B	
t _E		Ø		6	Ø	Ð	
t _€		6		7	8	Ð	
t _®		2		2	3	Ð	
t _E	Ø		3	в		Ð	
$t_{\mathbb{C}}$	Ø		3	в		Ð	
t _R	θ		0	9		Ð	
$t_{\mathbf{R}}$	0		6	б		B	
t _{FI}	Q		3	в		B	
t _B	Q		3	в		B	
$t_{\mathbf{p}_{V}}$	6		9	2		B	
t R	0		3	4		8	